Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 30-37

  Yan, Le ^a   Luo, Jiong ^a   Jha, Niraj K ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

VOLTAGE BIASING; VOLTAGE SCALING METHODS;

ADAPTIVE ALGORITHMS; CONSTRAINT THEORY; DISTRIBUTED COMPUTER SYSTEMS; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; ENERGY UTILIZATION; OPTIMIZATION; PROGRAM PROCESSORS; REAL TIME SYSTEMS; SCHEDULING; THRESHOLD VOLTAGE; VOLTAGE MEASUREMENT;

COMPUTER AIDED LOGIC DESIGN;

EID: 0346148512     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (37)

1. http://www.intel.com/design/intelxscale/.
2. http://www.transmeta.com/technology/architecture/longrun.html.
3. http://www.amd.com/.
4. A. Chandrakasan, W. J. Bowhill, and F. Fox, Design of High-Performance Microprocessor Circuits. Wiley-IEEE Press, Sept. 2000.
5. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in Proc. Symp. Foundations Computer Science, Oct. 1995, pp. 374-382.
6. T. Pering, T. Burd, and R. Brodersen, "The simulation and evaluation of dynamic voltage scaling algorithms," in Proc. Int. Symp. Low Power Electronics & Design, Aug. 1998, pp. 76-81.
7. F. Gruian and K. Kuchcinski, "LEneS: Task scheduling for low-energy systems using variable supply voltage processors," in Proc. Conf. Asian South Pacific Design Automation, Jan. 2001, pp. 449-455.
8. J. Luo and N. K. Jha, "Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems, " in Proc. Int. Conf. Computer-Aided Design, Nov. 2000, pp. 357-364.
9. N. K. Bambha, S. S. Bhattacharyya, J. Teich, and E. Zitzler, "Hybrid search strategies for dynamic voltage scaling in embedded multiprocessors," in Proc. Int. Wkshp. Hardware/Software Co-Design, Apr. 2001, pp. 243-248.
10. N. K. Jha, "Low power system scheduling and synthesis," in Proc. Int. Conf. Computer-Aided Design, Nov. 2001, pp. 259-263.
11. J. Luo and N. K. Jha, "Power-profile driven variable voltage scaling for heterogeneous distributed real-time embedded systems," in Proc. Int. Conf. VLSI Design, Jan. 2003, pp. 369-375.
12. D. Duarte, Y. Tsai, N. Vijaykrishnan, and M. J. Irwin, "Evaluating run-time techniques for leakage power reduction," in Proc. Int. Conf. VLSI Design, Jan. 2002, pp. 31-38.
13. A. Abdollahi, F. Fallah, and M. Pedram, "Runtime mechanisms for leakage current reduction in CMOS VLSI circuits," in Proc. Int. Symp. Low Power Electronics & Design, Aug. 2002, pp. 475-478.
14. R. X. Gu and M. I. Elmasry, "Power dissipation analysis and optimization of deep submicron CMOS digital circuits," IEEE J. Solid-state Circuits, vol. 31, no. 5, pp. 707-713, May 1996.
15. A. Ferre and J. Figueras, "On estimating leakage power consumption for submicron CMOS digital circuits," in Proc. Int. Wkshp. Power & Timing Modeling, Optimization & Simulation, Oct. 1997, pp. 269-279.
16. S. Bobba and I. N. Hajj, "Maximum leakage power estimation for CMOS circuits," in Proc. IEEE Alessandro Volta Memorial Wkshp. Low-Power Design, Mar. 1999, pp. 116-124.
17. J. P. Halter and F. N. Najm, "A gate-level leakage power reduction method for ultra-low-power CMOS circuits," in Proc. Conf. Custom Integrated Circuits, May 1997, pp. 475-478.
18. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "I-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE J. Solid-State Circuits, vol. 30, no. 8, pp. 847-854, Aug. 1995.
19. A. Keshavarzi, S. Ma, S. Narendra, B. Bloechel, K. Mistry, T. Ghani, S. Borkari, and V. De, "Effectiveness of reverse body bias for leakage control in scaled dual-Vt CMOS ICs," in Proc. Int. Symp. Low Power Electronics & Design, Aug. 2001, pp. 207-212.
20. 2, 2-D discrete cosine transform core processor with variable-threshold-voltage (VT) scheme," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1770-1779, Nov. 1996.
21. TH-hopping scheme for 82% power saving in low-voltage processors," in Proc. Custom Integrated Circuits Conf., May 2001, pp. 93-96.
22. TH scaling scheme for active leakage power reduction," in Proc. Design, Automation & Test in Europe Conf., Mar. 2002, pp. 163-167.
23. V. Kaenel, M. Pardoen, E. Dijkstra, and E. Vittoz, "Automatic adjustment of threshold and supply voltages for minimum power consumption in CMOS digital circuits," in Proc. Int. Symp. Low Power Electronics, Aug. 1994, pp. 78-79.
24. D. Duarte, N. Vijaykrishnan, M. J. Irwin, H.-S. Kim, and G. McFarland, "Impact of scaling on the effectiveness of dynamic power reduction schemes," in Proc. Int. Conf. Computer Design, Sept. 2002, pp. 382-387.
25. M. Miyazaki, J. Kao, and A. Chandrakasan, "A 175mV multiply-accumulate unit using an adaptive supply voltage and body bias architecture," in Proc. Int. Conf. Solid-State Circuits, Feb. 2002, pp. 58-59.
26. S. M. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in Proc. Int. Conf. Computer-Aided Design, Nov. 2002, pp. 721-725.
27. T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584-594, Apr. 1990.
28. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design. Addison-Wesley, 1993.
29. A. Chatterjee, M. Nandakumar, and I. Chen, "An investigation of the impact of technology scaling on power wasted as short-circuit current in low voltage static CMOS circuits," in Proc. Int. Symp. Low Power Electronics & Design, Aug. 1996, pp. 145-150.
30. E. L. Lawler and C. U. Martel, "Scheduling periodically occuring tasks on multiple processors," Information Processing Letters, vol. 7, pp. 9-12, Feb. 1981.
31. R. P. Dick and N. K. Jha, "CORDS: Hardware-software co-synthesis of reconfigurable real-time distributed embedded systems," in Proc. Int. Conf. Computer-Aided Design, Nov. 1998, pp. 62-68.
32. T. Burd and R. Brodersen, "Design issues for dynamic voltage scaling," in Proc. Int. Symp. Low Power Electronics & Design, July 2000, pp. 9-14.
33. A. Stratakos, "High-efficiency low-voltage DC-DC conversion for portable applications," Ph.D. dissertation, Univ. of California, Berkeley, 1998.
34. "E3S: The embedded system synthesis benchmark suite," at http://www.ee.princeton.edu/cad/projects.html.
35. R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: Task graphs for free," in Proc. Int. Wkshp. Hardware/Software Codesign, Mar. 1998, pp. 97-101.
36. Y. Kwok and I. Ahmad, "Dynamic critical-path scheduling: An effective technique for allocating task graphs to multiprocessors," IEEE Trans. Parallel & Distributed Systems, vol. 7, no. 5, pp. 506-521, May 1996.
37. C. M. Woodside and G. G. Monforton, "Fast allocation of processes in distributed and parallel systems," IEEE Trans. Parallel & Distributed Systems, vol. 4, no. 2, pp. 164-174, Feb. 1993.