Technology scaling impact of variation on clock skew and interconnect delay

Proceedings of the IEEE 2001 International Interconnect Technology Conference, IITC 2001

Volumn , Issue , 2001, Pages 122-124

  Mehrotra, V ^a   Boning, D ^a  

^a USA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85001134901     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IITC.2001.930035     Document Type: Conference Paper

References (11)

1. T. Tugbawa et al., "A Mathematical Model of Pattern Dependencies in Cu CMP Processes," Proc. CMP Symposium, Electrochemical Society, Oct. 1999.
2. P. Zarkesh-Ha et al., "Optimum Chip Clock Distribution Networks," Proc. IITC, June 1999.
3. S. Nassif, "Design for Variability in DSM Technologies," Proc. ISQED, 2000.
4. V. Mehrotra et al., "Modeling the Effects of Manufacturing Variation on High-Speed Microprocessor Interconnect Performance" Proc. IEDM, Dec. 1998.
5. V. Mehrotra et al., "A Methodology for Modeling the Effects of Systematic Within-Die Interconnect and Device Variation on Circuit Performance," Proc. DAC, June 2000.
6. L. Liebmann et al., "Understanding Across Chip Linewidth Variation: The First Step Toward Optical Proximity Collection," Proc. SPIE, vol. 3051, 1997.
7. B. Stine et al., "Simulating the Impact of Poly-CD Variation on Circuit Performance," IEEE Trans. Semiconductor Manufacturing, vol. 11, no. 4, Nov. 1998.
8. T. Sakurai, "Simple Formul as for Two- and Three- Dimensional Capacitances," IEEE Trans. Electron Devices, vol. ED-30, no.2, 1983.
9. H. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, 1990.
10. H. Hofstee et al., "A 1GHz Single-Issue 64b PowerPC Processor, "Proc. ISSCC, Feb. 2000.
11. Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 1999.