Sensitivity evaluation of global resonant H-tree clock distribution networks

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn 2006, Issue , 2006, Pages 192-197

  Rosenfeld, Jonathan ^a   Friedman, Eby G ^a  

^a University of Rochester   (United States)

Author keywords

Clock distribution networks; H tree sector; On chip inductors and capacitors; Resonance; Sensitivity

Indexed keywords

CAPACITORS; CHIP SCALE PACKAGES; ELECTRIC INDUCTORS; ELECTRIC LINES; RESONANCE; SENSITIVITY ANALYSIS;

CLOCK DISTRIBUTION NETWORKS; H-TREE SECTOR; ON CHIP INDUCTORS; SPACING;

CMOS INTEGRATED CIRCUITS;

EID: 33750918842     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1127908.1127955     Document Type: Conference Paper

References (15)

1. S. Borkar et al., "Parameter Variations and Impacts on Circuits and Microarchitecture," Proceedings of the IEEE/ACM Conference on Design Automation, pp. 338-342, June 2003.
2. D. Velenis, R. Sundaresha, and E. G. Friedman, "Buffer Sizing for Delay Uncertainty Induced by Process Variations," Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, pp. 415-418, December 2004.
3. W. Dai and H. Ji, "Timing Analysis Taking into Account Interconnect Process Variations," Proceedings of the IEEE International Workshop on Statistical Methodology, pp. 51-53, June 2001.
4. A. Teene, et al., "Impact of Interconnect Process Variations on Memory Performance and Design," Proceedings of the IEEE International Symposium on Quality Electronic Design, pp. 694-699, March 2005
5. K. A. Bowman, S. G. Duvall, and J. D. Meindl, "Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution," IEEE Journal of Solid-State Circuits, Vol. 37, No. 2, pp. 183-190, February 2002.
6. V. L. Chi, "Salphasic Distribution of Clock Signals for Synchronous Systems," IEEE Transaction on Computers, Vol. 43, No. 5, pp. 597-602, May 1994.
7. F. O. Mahony, C. P. Yue, M. A. Horowitz, and S. S. Wong, "A 10-GHz Global Clock Distribution Using Coupled Standing-Wave Oscillators," IEEE Journal of Solid-State Circuits, Vol. 38, No. 11, pp. 1813-1820, November 2003.
8. J. Wood, T. C. Edwards, and S. Lipa, "Rotary Traveling-Wave Oscillator Arrays: A New Clock Technology," IEEE Journal of Solid-State Circuits, Vol. 36, No. 11, pp. 1654-1665, November 2001.
9. S. C. Chan, K. L. Shepard, and P. J. Restle, "Design of Resonant Global Clock Distributions," Proceedings of the IEEE International Conference on Computer Design, pp. 248-253, October 2003.
10. S. C. Chan, K. L. Shepard, and P. J. Restle, "Uniform-phase, Uniform-amplitude, Resonant-Load Global Clock Distributions," IEEE Journal of Solid-State Circuits, Vol. 40, No. 1, pp. 102-109, January 2005.
11. J. Rosenfeld and E. G. Friedman, "Design Methodology for Global Resonant H-Tree Clock Distribution Networks," Proceedings of the IEEE International Symposium on Circuits and Systems, May 2006
12. http://www.oea.com
13. L. Sun, J. Wen, J. Yan, and J. Hu, "Modeling and Parameters Extraction of Spiral Inductors for Silicon-Based RFICs," Proceedings of the IEEE International Conference on Solid-State and Integrated Circuits Technology, Vol. 1, No. 1, pp. 224-227, October 2004
14. M. Niknejad and R. G. Meyer, "Analysis Design and Optimization of Spiral Inductors and Transformers for Si RF ICs," IEEE Journal of 'Solid-State Circuits, Vol. 33, No. 10, pp. 1470-1481, October 1998
15. http://rfic.eecs.berkley.edu/~niknejad/asitic.html