Design methodology for global resonant H-tree clock distribution networks

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 2073-2076

  Rosenfeld, Jonathan ^a   Friedman, Eby G ^a  

^a University of Rochester   (United States)

Author keywords

Clock distribution networks; H tree sector; On chip inductors and capacitors; Resonance

Indexed keywords

CLOCK DISTRIBUTION NETWORKS; H-TREE CLOCK DISTRIBUTION; ON-CHIP INDUCTORS AND CAPACITORS;

CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC INDUCTORS; ELECTRIC RESISTANCE; MICROPROCESSOR CHIPS;

ELECTRIC POWER DISTRIBUTION;

EID: 33750904271     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. E. G. Friedman, "Clock Distribution Networks in Synchronous Digital Integrated Circuits," Proceedings of the IEEE, Vol. 89, No. 5, pp. 665-692, May 2001.
2. E. G. Friedman, High Performance Clock Distribution Networks, Kluwer Academic Publishers, 1997.
3. S. Sauter, D. Schmitt-Landsiedel, R. Thewes, and W. Weber, "Effect of Parameter Variations at Chip and Wafer Level on Clock Skews," IEEE Transaction on Semiconductor Manufacturing, Vol. 13, No. 4, pp. 395-400, November 2000.
4. V. L. Chi, "Salphasic Distribution of Clock Signals for Synchronous Systems," IEEE Transaction on Computers, Vol. 43, No. 5, pp. 597-602, May 1994.
5. F. O. Mahony, C. P. Yue, M. A. Horowitz, and S. S. Wong, "A 10-GHz Global Clock Distribution Using Coupled Standing-Wave Oscillators," IEEE Journal of Solid-State Circuits, Vol. 38, No. 11, pp. 1813-1820, November 2003.
6. J. Wood, T. C. Edwards, and S. Lipa, "Rotary Traveling-Wave Oscillator Arrays: A New Clock Technology," IEEE Journal of Solid-State Circuits, Vol. 36, No. 11, pp. 1654-1665, November 2001.
7. S. C. Chan, K. L. Shepard, and P. J. Restle, "Design of Resonant Global Clock Distributions," Proceedings of the IEEE International Conference on Computer Design, pp. 248-253, October 2003.
8. S. C. Chan, K. L. Shepard, and P. J. Restle, "Uniform-phase, Uniform-amplitude, Resonant-Load Global Clock Distributions," IEEE Journal of Solid-State Circuits, Vol. 40, No. 1, pp. 102-109, January 2005.
9. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley Publishing Company, 1990.
10. D. M. Pozar, Microwave Engineering, Addison-Wesley Publishing Company, 1990.
11. M. E. Van Valkenburg, Network Analysis, Prentice-Hall Inc., 1974.
12. http://www.oea.com