Revisiting the performance impact of branch predictor latencies

ISPASS 2006: IEEE International Symposium on Performance Analysis of Systems and Software, 2006

Volumn 2006, Issue , 2006, Pages 59-69

  Loh, Gabriel H ^a  

^a Georgia Institute of Technology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BRANCH PREDICTOR LATENCIES; HARDWARE COMPLEXITY; LATENCY; PIPELINED PROCESSORS;

COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; PIPELINE PROCESSING SYSTEMS; PREDICTIVE CONTROL SYSTEMS;

PROGRAM PROCESSORS;

EID: 33750819607     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. The 1st JILP Championship Branch Prediction Competition (CBP-1). http://www.jilp.org/obp.
2. Todd Austin, Eric Larson, and Dan Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Micro Magazine, pages 59-67, February 2002.
3. Todd M. Austin, Scott E. Breach, and Gurindar S. Sohi. Efficient Detection of All Pointer and Array Access Errors. In Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation, pages 290-301, Orlando, FL, USA, June 1994.
4. Eric Borch, Srilatha Manne, Joel Emer, and Eric Tune. Loose Loops Sink Chips. In Proceedings of the 8th International Symposium on High Performance Computer Architecture, pages 299-310, 2002.
5. Karel Driesen and Urs Hölzle. The Cascaded Predictor: Economical and Adaptive Branch Target Prediction. In Proceedings of the 31st International Symposium on Microarchitecture, pages 249-258, Dallas, TX, USA, November 1998.
6. Matthew R. Outhaus, Jeffrey S. Ringenberg, Dan Ernst, Todd M. Austin, Trevor Mudge, and Richard B. Brown. MiBench: A Free, Commerically Representative Embedded Benchmark Suite. In Proceedings of the 4th Workshop on Workload Characterization, pages 83-94, Austin, TX, USA, December 2001.
7. Eric Hao, Po-Yung Chang, and Yale N. Patt. The Effect of Speculatively Updating Branch History on Branch Prediction Accuracy, Revisited. In Proceedings of the 27th International Symposium on Microarchitecture, pages 228-232, San Jose, CA, USA, November 1994.
8. Daniel Jiménez. Delay-Sensitive Branch Predictors for Future Technologies. PhD thesis, University of Texas at Austin, January 2002.
9. Daniel A. Jiménez. Fast Path-Based Neural Branch Prediction. In Proceedings of the 36th International Symposium on Microarchitecture, pages 243-252, San Diego, CA, USA, December 2003.
10. Daniel A. Jiménez. Reconsidering Complex Branch Predictors. In Proceedings of the 9th International Symposium on High Performance Computer Architecture, pages 43-52, Anaheim, CA, USA, February 2003.
11. Daniel A. Jiménez, Stephen W. Keckler, and Calvin Lin. The Impact of Delay on the Design of Branch Predictors. In Proceedings of the 33rdInternational Symposium on Microarchitecture, pages 4-13, Monterey, CA, USA, December 2000.
12. Daniel A. Jiménez and Calvin Lin. Neural Methods for Dynamic Branch Prediction. ACM Transactions on Computer Systems, 20(4):369-397, November 2002.
13. Stephan Jourdan, Jared Stark, Tse-Hao Hsing, and Yale N. Patt. Recovery Requirements of Branch Prediction and Storage Structures in the Presence of Mispredicted-Path Execution. International Journal of Parallel Programming, 25(5):363-384, 1997.
14. R. E. Kessler. The Alpha 21264 Microprocessor. IEEE Micro Magazine, 19(2):24-36, March-April 1999.
15. Eric Larson, Saugata Chatterjee, and Todd Austin. MASE: A Novel Infrastructure for Detailed Microarchitectural Modeling. In Proceedings of the 2001 International Symposium on Performance Analysis of Systems and Software, pages 1-9, Tucson, AZ, USA, November 2001.
16. Chunho Lee, Miodrag Potkonjak, and William H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communication Systems. In Proceedings of the 30th International Symposium on Microarchitecture, pages 330-335, Research Triangle Park, NC, USA, December 1997.
17. Gabriel H. Loh. A Simple Divide-and-Conquer Approach for Neural-Class Branch Prediction. In Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, St. Louis, MO, USA, September 2005.
18. Scott McFarling. Combining Branch Predictors. TN 36, Compaq Computer Corporation Western Research Laboratory, June 1993.
19. Erez Perelman, Greg Hamerly, and Brad Calder. Picking Statistically Valid and Early Simulation Points. In Proceedings of the 2003 International Conference on Parallel Architectures and Compilation Techniques, pages 244-255, New Orleans, LA, USA, September 2004.
20. Andrè Seznec, Stephen Felix, Venkata Krishnan, and Yiannakis Sazeides. Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor. In Proceedings of the 29th International Symposium on Computer Architecture, Anchorage, AK, USA, May 2002.
21. Andrè Seznec and Antony Fraboulet. Effective Ahead Pipelining of Instruction Block Address Generation. In Proceedings of the 30th International Symposium on Computer Architecture, San Diego, CA, USA, May 2003.
22. Kevin Skadron, Pritpal S. Ahuja, Margaret Martonosi, and Douglas W. Clark. Improving Prediction for Procedure Returns with Return-Address-Stack Repair Mechanisms. In Proceedings of the 31st International Symposium on Microarchitecture, pages 70-79, Dallas, TX, USA, November 1998.
23. Kevin Skadron, Margaret Martonosi, and Douglas W. Clark. Speculative Updates of Local and Global Branch History: A Quantitative Analysis. Journal of Instruction Level Parallelism, 2:1-23, January 2000.
24. Adam R. Talcott, Wayne Yamamoto, Mauricio J. Serrano, Roger C. Wood, and Mario Nemirovsky. The Impact of Unresolved Branches on Branch Prediction Scheme Performance. In Proceedings of the 21st International Symposium on Computer Architecture, pages 12-21, 1994.
25. Renju Thomas, Manoj Franklin, Chris Wilkerson, and Jared Stark. Improving Branch Prediction by Dynamic Dataflow-based Identification of Correlated Branches from a Large Global History. In Proceedings of the 30th International Symposium on Computer Architecture, pages 314-323, San Diego, CA, USA, May 2003.
26. Tse-Yu Yeh and Yale N. Patt. Alternative Implementations of Two-Level Adaptive Branch Prediction. In Proceedings of the 19th International Symposium on Computer Architecture, pages 124-134, Gold Coast, Australia, May 1992.