A simple divide-and-conquer approach for neural-class branch prediction

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2005, Issue , 2005, Pages 243-254

  Loh, Gabriel H ^a  

^a Georgia Institute of Technology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; LEARNING SYSTEMS; MICROPROCESSOR CHIPS; PROBLEM SOLVING;

ACHIEVES HIGHER PERFORMANCE (IPC); DIVIDE-AND-CONQUER APPROACH; GLOBAL-HISTORY DIVIDE-AND-CONQUER (GDAC); NEURAL-CLASS;

MULTIPROCESSING SYSTEMS;

EID: 33746694748     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2005.6     Document Type: Conference Paper

References (30)

1. H. Akkary, R. Rajwar, and S. T. Srinivasan. Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors. In Proceedings of the 36th International Symposium on Microarchitecture, pages 423-434, San Diego, CA, USA, May 2003.
2. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Micro Magazine, pages 59-67, February 2002.
3. A. Cristal, O. J. Santana, M. Valero, and J. F. Martínez. Toward Kilo-Instruction Processors. Transactions on Architecture and Code Optimization, 1(4):389-417, December 2004.
4. M. Evers. Improving Branch Prediction by Understanding Branch Behavior. PhD thesis, University of Michigan, 2000.
5. S. Gochtnan, R. Ronen, I. Anati, A. Berkovitz, T. Kurts, A. Naveh, A. Saeed, Z. Sperber, and R. C. Valentine. The Intel Pentium M Processor: Microarchitecture and Performance. Intel Technology Journal, 7(2), May 2003.
6. Intel Corporation. IA-32 Intel Architecture Optimization Reference Manual. Order Number: 248966-011, 2004.
7. D. A. Jiménez. Fast Path-Based Neural Branch Prediction. In Proceedings of the 36th International Symposium on Microarchitecture, pages 243-252, San Diego, CA, USA, December 2003.
8. D. A. Jiménez. Reconsidering Complex Branch Predictors. In Proceedings of the 9th International Symposium on High Performance Computer Architecture, pages 43-52, Anaheim, CA, USA, February 2003.
9. D. A. Jiménez. Piecewise Linear Branch Prediction. In Proceedings of the 32nd International Symposium on Computer Architecture, 2005.
10. D. A. Jiménez, S. W. Keckler, and C. Lin. The Impact of Delay on the Design of Branch Predictors. In Proceedings of the 33rd International Symposium on Microarchitecture, pages 4-13, Monterey, CA, USA, December 2000.
11. D. A. Jiménez and C. Lin. Neural Methods for Dynamic Branch Prediction. ACM Transactions on Computer Systems, 20(4):369-397, November 2002.
12. E. Larson, S. Chatterjee, and T. Austin. MASE: A Novel Infrastructure for Detailed Microarchitectural Modeling. In Proceedings of the 2001 International Symposium on Performance Analysis of Systems and Software, pages 1-9, Tucson, AZ, USA, November 2001.
13. C.-C. Lee, I.-C. K. Chen, and T. N. Mudge. The BiMode Branch Predictor. In Proceedings of the 30th International Symposium on Microarchitecture, pages 4-13, Research Triangle Park, NC, USA, December 1997.
14. O. H. Loh and D. S. Henry. Predicting Conditional Branches with Fusion-Based Hybrid Predictors. In Proceedings of the 11th International Conference on Parallel Architectures and Compilation Techniques, Charlottesville, VA, USA, September 2002.
15. G. H. Loh and D. A. Jiménez. Reducing the Power and Complexity of Path-Based Neural Branch Prediction. In Proceedings of the 5th Workshop on Complexity-Effective Design, pages 1-8, Madison, WI, USA, June 2005.
16. S. McFarling. Combining Branch Predictors. TN 36, Compaq Computer Corporation Western Research Laboratory, June 1993.
17. P. Michaud. A PPM-like, Tag-Based Predictor. Journal of Instruction Level Parallelism, (7): 1-10, 2005.
18. P. Michaud, A. Seznec, and R. Uhlig. Trading Conflict and Capacity Aliasing in Conditional Branch Predictors. In Proceedings of the 24th International Symposium on Computer Architecture, pages 292-303, Boulder, CO, USA, June 1997.
19. E. Perelman, G. Hamerly, and B. Calder. Picking Statistically Valid and Early Simulation Points. In Proceedings of the 2003 International Conference on Parallel Architectures and Compilation Techniques, pages 244-255, New Orleans, LA, USA, September 2004.
20. A. Seznec. Analysis of the O-GEometric History Length Branch Predictor. In Proceedings of the 32nd International Symposium on Computer Architecture, 2005.
21. A. Seznec, S. Felix, V. Krishnan, and Y. Sazeides. Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor. In Proceedings of the 29th International Symposium on Computer Architecture, Anchorage, AK, USA, May 2002.
22. A. Seznec and A. Fraboulet. Effective Ahead Pipelining of Instruction Block Address Generation. In Proceedings of the 30th International Symposium on Computer Architecture, San Diego, CA, USA, May 2003.
23. K. Skadron, T. Abdelzaher, and M. R. Stan. Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management. In Proceedings of the 8th International Symposium on High Performance Computer Architecture, pages 17-28, 2002.
24. J. E. Smith. A Study of Branch Prediction Strategies. In Proceedings of the 8th International Symposium on Computer Architecture, pages 135-148, Minneapolis, MN, USA, May 1981.
25. E. Sprangle and D. Carmean. Increasing Processor Performance by Implementing Deeper Pipelines. In Proceedings of the 29th International Symposium on Computer Architecture, pages 25-34, Anchorage, AK, USA, May 2002.
26. S. T. Srinivasan, R. Rajwar, H. Akkary, A. Gandhi, and M. Upton. Continual Flow Pipelines. In Proceedings of the 11th Symposium on Architectural Support for Programming Languages and Operating Systems, pages 107-119, Boston, MA, USA, October 2004.
27. C.-L. Su and A. M. Despain. Cache Design Trade-offs for Power and Performance Optimization: A Case Study. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 63-68, Dana Point, CA, USA, April 1995.
28. D. Tarjan and K. Skadron. Merging Path and Gshare Indexing in Perceptron Branch Prediction. CS 2004-38, University of Virginia, December 2004.
29. D. Tarjan and K. Skadron. Revisiting the Perceptron Predictor Again. CS 2004-28, University of Virginia, December 2004.
30. R. Thomas, M. Franklin, C. Wilkerson, and J. Stark. Improving Branch Prediction by Dynamic Dataflow-based Identification of Correlated Branches from a Large Global History. In Proceedings of the 30th International Symposium on Computer Architecture, pages 314-323, San Diego, CA, USA, May 2003.