Friendly fire: Understanding the effects of multiprocessor prefetches

ISPASS 2006: IEEE International Symposium on Performance Analysis of Systems and Software, 2006

Volumn 2006, Issue , 2006, Pages 177-188

  Jerger, Natalie D Enright ^a   Hill, Eric L ^a   Lipasti, Mikko H ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MEMORY LATENCIES; MULTIPROCESSOR PREFETCHES; REMOTE PROCESSORS;

ALGORITHMS; COMPUTER HARDWARE; DATA REDUCTION; DATA STORAGE EQUIPMENT; MULTIPROCESSING SYSTEMS;

PROGRAM PROCESSORS;

EID: 33750812177     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (28)

1. Alan R. Alameldeen aud David A. Wood. Variability in architectural simulations of mulli-threaded workloads. In Proceeding of the 9th Annual International Symposium on High Performance Computer Architecture, 2003.
2. David N. Armstrong, Hyesoom Kim. Onur Mutlu. and Yale N. Patt. Wrong path events; Exploiting unusual or illegal program behavior for early mispredietion detection and recovery. In MICRO-37; Proceedings of the 37th International Symposium on Microarchitecture, pages 119-128, 2004.
3. Stanford SPLASH Benchmarks. SPLASH benchmarks, http://www.flash.stanford. edu/apps/SPLASH/.
4. Harold Cain, Kevin Lepak, Brandon Schwarz, and Mikko H. Lipasti, Precise and accurate processor simulation. In Workshop On Computer Architecture Evaluation using Commercial Workloads, February 2002.
5. Robert Cooksey, Stephan Jourdan, and Dirk Grunwald. A stateless, content-directed data prefetching mechanissm. In Proceedings of the Tenth International Conference on Architechtural Support for Programming Languages and Operating Systems (ASPLOS-X), pages 279-290, October 2002.
6. Fredrik Dahlgren and Per Stenstrom. Sequential hardware prefething in sured-memory multiprocessors. IEEE Transactions on Parallel and Distributed Systems, 6(7); 733-746, July 1995.
7. Fredrik Dehlgren and Per Stenstrom. Evaluation of hardware-based stride and sequential prefetching in shared-memory mulitprocessors. IEEE Transactions on Parallel and Distributed Systems, 7(4):385-398, Appril 1996.
8. M.J. Garzaran. J.L., Briz, P.E. Ibanez, and V. Vinals, Hradware prefetching in bus-based mutiprocessors: Pattern characterization and cost-effective hardware. In Proceedings of paralled and Distributed Processing 2001, page 345-354, Ferburury 2001.
9. Edward H. Gornish, Elana D. Gransion, and Alexandr V. Veidenbaum. Compiler-directed data prefetching in multiprocessors with memory hierurchies. In Proceedings of the 4th International conference on Supercomputing, pages 354-368, 1990.
10. Alexander Klaiber and Henry M. Levy. An architecture for software-controlled dats prefetching. In Proceedings of 18th Annual Internationa Symposium on Computer Architecture, Page 4353, 1991.
11. David M. Koppelmsn. Neighborhood prefetching, on multiprocessors using instruction history. In IEEE PACT, page 123-132, 2000.
12. D.A. Koufaty, X. Chen, D.K. Poulsen, and J. Torrellas. Data for warding in scalable shared-memory multiprocessors. In Proceedings of the 9th International Conferrence on Supercomputing, pages 255-264, 1995.
13. Kevin M. Lepak, Harold W. Cain, and Kikko H. Lipasti. Redeeming ipc as a performance metric for multithreaded programs. In Proceedings of 12th International Conference on Parallel Architectures and Compilation Techniques, pages 232-243, 2003.
14. Chi-Keung Luk and Todd C. Mowry. Compile-based prefetching for recursive data structures. ACM SIGOPS Operating System Review, 30(5):222-233, December 1996.
15. Todd C. Mowry. Tolerating latency in multiprocessors through compile-inserted prefetching. ACM Transactions on Computer Systems, 16(1):55-92, February 1998.
16. Onur Mutlu, Hyesoon Kim, David N. Armstrong, and Yale N. Patt. Understanding the effects of wrong-path memory references on processor performance. In Third Workshop on Memory Performance Issues, 2004.
17. Richard L. Oliver and Patricia J. Teller. Dynamic and adaptive cache prefetch policies. In Proceeding of the IEEE International Performance, Computing and Communications Conference, pages 509-515, February 2000.
18. Jim Pierce and Trevor N. Mudge. Wrong-path instruction prefetching. In International Symposium on Microarchitecture, pages 165-175, 1996.
19. Viji Srinivasan, Edward S. Davidson, and Gary S. Tyson. A prefethc taxonomy. IEEE Transactions on Computers, 53(2):126-140, February 2004.
20. Systems Performance Evaluation Cooperative. SPEC bench-marks. http//www.spec.org.
21. J.M. Tendler, J.S. Dodson, Jr J.S. Fields, H. Le, and B. Sinharoy. Power4 system microarchitecture. IBM Journal of Research and Development, 46(1):5-26, 2002.
22. Transaction Processing Performance Council.TPC benchmarks. http://www.tpc.org.
23. Dean M. Tullsen and Susan J. Eggers. Effective cache prefetching on bus-based multiprocessors. ACM Transactions on Computer Systems, 13(1):57-88, February 1995.
24. D.M. Tullsen and S.J.Eggers. Limitations of cache prefetching on a bu-based multiprocessor. In Proccedings of ISCA-20, pages 278-288, New York, 1993.
25. Steven P. Vanderwiel and David J. Lilja. Data prefetch mechanisms. ACM Computing Surveys, 32(2):174-199, June 2000.
26. Dan Wallin and Erik Hagersten. Miss penalty reduction using bundling capacity prefetching in multiprocessors. In Proceedings of the International Parallel and Dstributed Processing Symposium (IPDPS'3), April 2003.
27. Zhenlin Wang, Doug Burger, Kathryn S. McKinley, Steven K. Reinhardt, and Charles C. Weems. Guided region prefetching: A cooperative hardware/software approach. In Proceedings of ISCA-2003, June 2003.
28. S. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22th International Symposium on Computer Architecture, June 1995. 189-198