Miss penalty reduction using bundled capacity prefetching in multiprocessors

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003

Volumn , Issue , 2003, Pages

  Wallin, Dan ^a   Hagersten, Erik ^a  

^a UPPSALA UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; CACHE MEMORY; DISTRIBUTED PARAMETER NETWORKS;

CACHE MISS; CACHE MISS RATES; FALSE SHARING; PENALTY REDUCTION; PREFETCHING; PREFETCHING TECHNIQUES; REDUCING CAPACITY; SIMPLE SCHEMES;

MULTIPROCESSING SYSTEMS;

EID: 33750835259     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2003.1213088     Document Type: Conference Paper

References (27)

1. http://ecperf. Theserverside. com/ecperf/.
2. http://www. spec. org/osg/jappserver2001/.
3. http://www. spec. org/osg/jbb2000/.
4. A. Agarwal, J. Hennessy, and M. Horowitz. Cache Performance of Operating System and Multiprogramming Workloads. ACM Transactions on Computer Systems (TOCS), 6(4):393-431, 1988.
5. J.-L. Baer and T.-F. Chen. An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty. In Proceedings of the 1991 Conference on Supercomputing, pages 176-186, 1991.
6. A. Charlesworth. The Sun Fireplane System Interconnect. In Proceedings of the 2001 Conference on Supercomputing, 2001.
7. T.-F. Chen and J.-L. Baer. A Performance Study of Software and Hardware Data Prefetching Schemes. In Proceedings of the 21st Annual International Symposium on Computer Architecture, pages 223-232, 1994.
8. F. Dahlgren, M. Dubois, and P. Stenström. Sequential Hardware Prefetching in Shared-Memory Multiprocessors. IEEE Transactions on Parallel and Distributed Systems, 6(7):733-746, 1995.
9. F. Dahlgren and P. Stenström. Evaluation of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors. IEEE Transactions on Parallel and Distributed Systems, 7(4):385-398, 1996.
10. M. Dubois, J. Skeppstedt, L. Ricciulli, K. Ramamurthy, and P. Stenström. The Detection and Elimination of Useless Misses in Multiprocessors. In Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 88-97, 1993.
11. S. J. Eggers and T. E. Jeremiassen. Eliminating False Sharing. In Proceedings of the 1991 International Conference on Parallel Processing, pages 377-381, 1991.
12. S. J. Eggers and R. H. Katz. The Effect of Sharing on the Cache and Bus Performance of Parallel Programs. In Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, pages 257-270, 1989.
13. M. Garzaran, J. Briz, P. Ibanez, and V. Vinals. Hardware Prefetching in Bus-Based Multiprocessors: Pattern Characterization and Cost-Effective Hardware. In Proceedings of Parallel and Distributed Processing 2001, pages 345-354, 2001.
14. J. R. Goodman. Using Cache Memory to Reduce Processor-Memory Traffic. In 25 Years of the International Symposia on Computer Architecture (selected papers), pages 255-262, 1998.
15. E. H. Gornish. Adaptive and Integrated Data Cache Prefetching for Shared-Memory Multiprocessors. PhDthesis, University of Illinois at Urbana-Champaign, 1995.
16. A. Gupta and W.-D. Weber. Cache Invalidation Patterns in Shared-Memory Multiprocessors. IEEE Transactions on Computers, 41(7):794-810, 1992.
17. E. Hagersten. Toward Scalable Cache-Only Memory Architectures. PhD thesis, Royal Institute of Technology, Stockholm, 1992.
18. M. Karlsson, K. Moore, E. Hagersten, and D. A. Wood. Memory System Behavior of Java-Based Middleware. In Proceedings of the Ninth International Symposium on High Performance Computer Architecture, 2003.
19. D. M. Koppelman. Neighborhood Prefetching on Multiprocessors Using Instruction History. In Proceedings of International Conference on Parallel Architectures and Compilation Techniques, pages 123-132, 2000.
20. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hållberg, J. Högberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, 2002.
21. T. Mowry and A. Gupta. Tolerating Latency Through Software-Controlled Prefetching in Shared-Memory Multiprocessors. Journal of Parallel and Distributed Computing, 12(2):87-106, 1991.
22. T. C. Mowry. Tolerating Latency in Multiprocessors through Compiler-Inserted Prefetching. ACM Transactions on Computer Systems (TOCS), 16(1):55-92, 1998.
23. S. Przybylski. The Performance Impact of Block Sizes and Fetch Strategies. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 160-169, 1990.
24. M. K. Tcheun, H. Yoon, and S. R. Maeng. An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty. In Proceedings of the International Conference on Parallel Processing, pages 306-313, 1997.
25. J. Torrellas, M. S. Lam, and J. L. Hennessy. False Sharing and Spatial Locality inMultiprocessor Caches. IEEE Transactions on Computers, 43(6):651-663, 1994.
26. D. M. Tullsen and S. J. Eggers. Effective Cache Prefetching on Bus-Based Multiprocessors. ACM Transactions on Computer Systems (TOCS), 13(1):57-88, 1995.
27. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 24-36, 1995.