-
3
-
-
0030382364
-
-
IEEE Computer, December
-
W. Blume, R. Doallo, R. Eigenmann, J. Grout, J. Hoeflinger, T. Lawrence, J. Lee, D. Padua, Y. Paek, W. Pottenger, L. Rauchwerger, and P. Tu. Parallel Programming with Polaris. IEEE Computer, December 1996.
-
(1996)
Parallel Programming with Polaris
-
-
Blume, W.1
Doallo, R.2
Eigenmann, R.3
Grout, J.4
Hoeflinger, J.5
Lawrence, T.6
Lee, J.7
Padua, D.8
Paek, Y.9
Pottenger, W.10
Rauchwerger, L.11
Tu, P.12
-
4
-
-
0011792990
-
-
chapter PSEs. IEEE
-
R. Bramley, D. Gannon, T. Stuckey, J. Villacis, J. Balasubramanian, E. Akman, F. Breg, S. Diwan, and M. Govindaraju. The Linear System Analyzer, chapter PSEs. IEEE, 1998.
-
(1998)
The Linear System Analyzer
-
-
Bramley, R.1
Gannon, D.2
Stuckey, T.3
Villacis, J.4
Balasubramanian, J.5
Akman, E.6
Breg, F.7
Diwan, S.8
Govindaraju, M.9
-
5
-
-
84949022235
-
Compile-time cache misses estimation using stack distances
-
C. Cascaval and D. A. Padua. Compile-time cache misses estimation using stack distances. In preparation.
-
Preparation
-
-
Cascaval, C.1
Padua, D.A.2
-
6
-
-
0026368758
-
Using profile information to assist classic compiler code optimizations
-
December
-
P. P. Chang, S. A. Mahlke, and W.-M. W. Hwu. Using profile information to assist classic compiler code optimizations. Software Practice and Experience, 21(12):1301-1321, December 1991.
-
(1991)
Software Practice and Experience
, vol.21
, Issue.12
, pp. 1301-1321
-
-
Chang, P.P.1
Mahlke, S.A.2
Hwu, W.-M.W.3
-
7
-
-
0023531324
-
A VLIW architecture for a trace scheduling compiler
-
Palo Alto, CA, October
-
R. P. Colwell, R. P. Nix, J. J. O'Donnell, D. B. Papworth, and P. K. Rodman. A VLIW architecture for a trace scheduling compiler. In Proceedings of ASPLOS II, pages 180-192, Palo Alto, CA, October 1987.
-
(1987)
Proceedings of ASPLOS II
, pp. 180-192
-
-
Colwell, R.P.1
Nix, R.P.2
O'donnell, J.J.3
Papworth, D.B.4
Rodman, P.K.5
-
8
-
-
84958039774
-
SvPablo: A multi-language performance analysis system
-
Palma de Mallorca, Spain, September
-
L. DeRose, Y. Zhang, and D. A. Reed. SvPablo: A multi-language performance analysis system. In 10th International Conference on Computer Performance Evaluation Modelling Techniques and Tools Performance Tools'98, pages 352-355, Palma de Mallorca, Spain, September 1998.
-
(1998)
10Th International Conference on Computer Performance Evaluation Modelling Techniques and Tools Performance Tools'98
, pp. 352-355
-
-
Derose, L.1
Zhang, Y.2
Reed, D.A.3
-
9
-
-
84861929397
-
Evaluation of benchmark performance estimation for parallel Fortran programs on massively parallel SIMD and MIMD computers
-
Malaga, Spain, January
-
T. Fahringer. Evaluation of benchmark performance estimation for parallel Fortran programs on massively parallel SIMD and MIMD computers. In IEEE Proceedings of the 2nd Euromicro Workshop on Parallel and Distributed Processing, Malaga, Spain, January 1994.
-
IEEE Proceedings of the 2Nd Euromicro Workshop on Parallel and Distributed Processing
, pp. 1994
-
-
Fahringer, T.1
-
11
-
-
24444480951
-
-
Technical Report TR 97-9, Institute for Software Technology and Parallel Systems, Univ. of Vienna, Vienna, Austria, October
-
T. Fahringer. Estimating cache performance for sequential and data parallel programs. Technical Report TR 97-9, Institute for Software Technology and Parallel Systems, Univ. of Vienna, Vienna, Austria, October 1997.
-
(1997)
Estimating Cache Performance for Sequential and Data Parallel Programs
-
-
Fahringer, T.1
-
12
-
-
0019596071
-
Trace scheduling: A technique for global microcode compaction
-
J. A. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Transactions on Computers, C(30):478-490, July 1981.
-
(1981)
IEEE Transactions on Computers
, vol.C
, Issue.30 July
, pp. 478-490
-
-
Fisher, J.A.1
-
14
-
-
0031611719
-
Precise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity
-
San Jose, CA, October
-
S. Ghosh, M. Martonosi, and S. Malik. Precise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity. In Proceedings of ASPLOS VIII, San Jose, CA, October 1998.
-
(1998)
Proceedings of ASPLOS VIII
-
-
Ghosh, S.1
Martonosi, M.2
Malik, S.3
-
15
-
-
0024903997
-
Evaluating associativity in cpu caches
-
December
-
M. D. Hill and A. J. Smith. Evaluating associativity in cpu caches. IEEE Transactions on Computers, 38(12):1612-1630, December 1989.
-
(1989)
IEEE Transactions on Computers
, vol.38
, Issue.12
, pp. 1612-1630
-
-
Hill, M.D.1
Smith, A.J.2
-
16
-
-
0033299230
-
FlexRAM: Toward an advanced intelligent memory system
-
ICCD), October
-
Y. Kang, M. Huang, S.-M. Yoo, Z. Ge, D. Keen, V. Lam, P. Pattnaik, and J. Torrellas. FlexRAM: Toward an advanced intelligent memory system. In International Conference on Computer Design (ICCD), October 1999.
-
(1999)
International Conference on Computer Design
-
-
Kang, Y.1
Huang, M.2
Yoo, S.-M.3
Ge, Z.4
Keen, D.5
Lam, V.6
Pattnaik, P.7
Torrellas, J.8
-
17
-
-
0014701246
-
Evaluation techniques for storage hierarchies
-
R. L. Mattson, J. Gecsei, D. Slutz, and I. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 9(2), 1970.
-
(1970)
IBM Systems Journal
, vol.9
, Issue.2
-
-
Mattson, R.L.1
Gecsei, J.2
Slutz, D.3
Traiger, I.4
-
19
-
-
0000718681
-
Measuring cache and tlb performance and their effect on benchmark run times
-
R. Saavedra and A. Smith. Measuring cache and tlb performance and their effect on benchmark run times. IEEE Transactions on Computers, 44(10):1223-1235, October 1995.
-
(1995)
IEEE Transactions on Computers
, vol.44
, Issue.10
, pp. 1223-1235
-
-
Saavedra, R.1
Smith, A.2
-
21
-
-
0024898297
-
Machine characterization based on an abstract high-level language machine
-
December
-
R. H. Saavedra-Barrera, A. J. Smith, and E. Miya. Machine characterization based on an abstract high-level language machine. IEEE Transactions on Computers, 38(12):1659-1679, December 1989.
-
(1989)
IEEE Transactions on Computers
, vol.38
, Issue.12
, pp. 1659-1679
-
-
Saavedra-Barrera, R.H.1
Smith, A.J.2
Miya, E.3
-
23
-
-
84976662882
-
Set-associative cache simulation using generalized binomial trees
-
R. A. Sugumar and S. G. Abraham. Set-associative cache simulation using generalized binomial trees. ACM Trans. Comp. Sys., 13(1), 1995.
-
(1995)
ACM Trans. Comp. Sys
, vol.13
, Issue.1
-
-
Sugumar, R.A.1
Abraham, S.G.2
-
24
-
-
0024607881
-
Effcient (Stack) algorithms for analysis of write-back and sector memories
-
J. G. Thompson and A. J. Smith. Effcient (stack) algorithms for analysis of write-back and sector memories. ACM Transactions on Computer Systems, 7(1), 1989.
-
(1989)
ACM Transactions on Computer Systems
, vol.7
, Issue.1
-
-
Thompson, J.G.1
Smith, A.J.2
-
25
-
-
84976706468
-
Effcient trace-driven simulation methods for cache performance analysis
-
W.-H. Wang and J.-L. Baer. Effcient trace-driven simulation methods for cache performance analysis. ACM Transactions on Computer Systems, 9(3), 1991.
-
(1991)
ACM Transactions on Computer Systems
, vol.9
, Issue.3
-
-
Wang, W.-H.1
Baer, J.-L.2
|