Self-healing asynchronous arrays

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn 2006, Issue , 2006, Pages 34-45

  Peng, Song ^a   Manohar, Rajit ^a  

^a Cornell University ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT THEORY; COMPUTER SYSTEM RECOVERY; ERROR ANALYSIS; NANOTECHNOLOGY; NUCLEAR MAGNETIC RESONANCE;

CRITICAL CIRCUIT; DEADLOCK DETECTOR; FAULTY COMPONENTS; SELF-HEALING ASYNCHRONOUS ARRAY;

ASYNCHRONOUS MACHINERY;

EID: 33749589721     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2006.25     Document Type: Conference Paper

References (21)

1. N. Alon and F. Chung. Explicit construction of linear sized tolerant networks. Discrete Math, 72:15-19, 1988.
2. K. Banerjee, S. J. Souri, and P. Kapur et al. 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE, 89(5), 2001.
3. G. Bourianoff. The future of nanocomputing. Computer, 36(8), 2003.
4. F. Haray and J. P. Hayes. Edge fault tolerance in graphs. Networks, 23:135-142, 1993.
5. J. P. Hayes. A graph model for fault-tolerant computing systems. IEEE Trans. on Computers, 25(9), 1976.
6. A. H. Jackson and A. M. Tyrrell. Implementing asynchronous embryonic circuits using AARDVArc. In Proc. NASA/DoD Conference on Evolvable Hardware, 2002.
7. W. Jang and A. J. Martin. SEU-tolerant QDI circuits. In Proc. International Symposium on Asynchronous Circuits and Systems, 2005.
8. B. W. Johnson. Design and Analysis of Fault Tolerant Digital Systems. Addison Wesley, 1989.
9. C. LaFrieda and R. Manohar. Robust fault detection and tolerance in quasi delay-insensitive circuits. In Proc. International Conference on Dependable Systems and Networks, 2004.
10. A. Lines. Pipelined asynchronous circuits. Master's thesis, California Institute of Technology, 1995.
11. N. R. Mahapatra, A. Tareen, and S. V. Garimella. Comparison and analysis of delay elements. In Proc. the 45th Midwest Symposium on Circuits and Systems, 2002.
12. A. J. Martin. Synthesis of asynchronous VLSI circuits. Technical Report CS-TR-93-28, California Institute of Technology, 1993.
13. A.J. Martin, A. Lines, and R. Manohar et.al. The design of an asynchronous MIPS R3000. In Proceedings of the Conference, on Advanced Research in VLSI, 1997.
14. Y. Monnet, M. Renaudin, and R. Leveugle. Hardening techniques against transient faults for asynchronous circuits. In Proc. IEEE International On-Line Testing Symposium, 2005.
15. S. Peng and R. Manohar. Efficient failure detection in pipelined asynchronous circuits. In Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2005.
16. S. Peng and R. Manohar. Explicit constructions of faulttolerant open linear arrays. Technical Report CSL-TR-2005-1044, Cornell University, 2005.
17. S. Peng and R. Manohar. Fault tolerant asynchronous adder through dynamic self-reconfiguration. In Proc. IEEE International Conference on Computer Design, 2005.
18. J. Srinivasan, S. V. Adve, and P. Bose et al. The impact of technology scaling on lifetime reliability. In Proc. International Conference on Dependable Systems and Networks, 2004.
19. T. Verdel and Y. Makris. Duplication-based concurrent error detection in asynchronous circuits: Shortcomings and remedies. In Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002.
20. T. Yamada and S. Ueno. Optimal fault-tolerant linear arrays. In Proc. ACM Symposium on Parallelism in Algorithms and Architectures, 2003.
21. L. Zhang. Fault tolerant networks with small degree. In Proc. ACM Symposium on Parallelism in Algorithms and Architectures, 2000.