Implementing asynchronous embryonic circuits using AARDVArc

Proceedings - NASA/DoD Conference on Evolvable Hardware, EH

Volumn 2002-January, Issue , 2002, Pages 231-240

  Jackson, A H ^a   Tyrrell, A M ^a  

^a UNIVERSITY OF YORK   (United Kingdom)

Author keywords

Biology computing; Circuit faults; Clocks; Displays; Embryo; Energy consumption; Fault tolerance; Logic design; Organisms; Scalability

Indexed keywords

ASYNCHRONOUS SEQUENTIAL LOGIC; CLOCKS; COMPUTATION THEORY; DESIGN; DISPLAY DEVICES; ENERGY UTILIZATION; FAULT TOLERANCE; HARDWARE; LOGIC DESIGN; NASA; SCALABILITY;

ASYNCHRONOUS OPERATION; BIOLOGICAL CHARACTERISTIC; BIOLOGY COMPUTING; CIRCUIT FAULTS; COMPLEX STRUCTURE; EMBRYO; ORGANISMS; SYNCHRONOUS DESIGNS;

LOGIC CIRCUITS;

EID: 84949185911     PISSN: 15506029     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EH.2002.1029889     Document Type: Conference Paper

References (13)

1. Tempesti, G. (1998), "A Self-Repairing Multiplexer-Based FPGA Inspired by Biological Processes", Ph.D. Thesis, Logic Systems Laboratory, Computer Science Department, Swiss Federal Institute of Technology: 166.
2. Ortega-Sánchez, C. A. (2000), "Embryonics: A Bioinspired Fault-tolerant Multicellular System", D.Phil. Thesis, Bio-inspired and Bio-medical Engineering, The Department of Electronics, The University of York: 159.
3. Ortega, C. & Tyrrell, A. (2000), "A Hardware Implementation of an Embryonic Architecture Using Virtex FPGAs", Evolvable Systems: From Biology to Hardware, Proceedings of 3rd International Conference (ICES2000), Lecture Notes in Computer Science, 1801, 155-164, Miller, J. et al. (eds.), Springer-Verlag.
4. Mange, D. et al. (2000), "Toward Robust Integrated Circuits: The Embryonics Approach", Proceedings of the IEEE, 88(4): 516-543.
5. Jackson, A. H. & Tyrrell, A. M. (2001), "Asynchronous Embryonics", Proceedings of 3rd NASA/DoD Workshop on Evolvable Hardware (EH-2001), 201-210, Keymeulen, D. et al. (eds.), IEEE Computer Society.
6. Jackson, A. H. & Tyrrell, A. M. (2001), "Asynchronous Embryonics with Reconfiguration", Evolvable Systems: From Biology to Hardware, Proceedings of 4th International Conference (ICES2001), Lecture Notes in Computer Science, 2210, 88-99, Lui, Y. et al. (eds.), Springer-Verlag.
7. Hauck, S. (1995), "Asynchronous Design Methodologies: An Overview", Proceedings of the IEEE, 83(1): 69-93.
8. McAuley, A. J. (1992), "Four State Asynchronous Architectures", IEEE Transactions on Computers, 41(2): 129-142.
9. Maheswaran, K. (1995), "Implementing Self-Timed Circuits in Field Programmable Gate Arrays", M.S. Thesis, Electronic and Computer Engineering, University of California - Davis: 136.
10. Payne, R. (1997), "Self-Timed Field Programmable Gate Array Architectures", Ph.D. Thesis, Institute for Computing Systems Architecture (ICSA), Division of Informatics, University of Edinburgh: 270.
11. Brunvand, E. (1991), "Implementing Self-Timed Systems with FPGAs", FPGAs: 312-323, Moore, W. R. et al. (eds.), Abingdon EE&CS Books.
12. Oldfield, J. V. & Kappler, C. J. (1991), "Implementing Self-Timed Systems: Comparison of a Configurable Logic Array with a Full-Custom VLSI Circuit", FPGAs: 324-331, Moore, W. R. et al. (eds.), Abingdon EE&CS Books.
13. Tyrrell, A. M., Hollingworth, G. & Smith, S. L. (2001), "Evolutionary Strategies and Intrinsic Fault Tolerance", Proceedings of 3rd NASA/DoD Workshop on Evolvable Hardware (EH-2001), 98-106, Keymeulen, D. et al. (eds.), IEEE Computer Society.