Kernel scheduling in reconfigurable computing

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1999, Pages 90-96

  Maestre, R ^a   Kurdahi, F J ^b   Bagherzadeh, N ^b   Singh, H ^b   Hermida, R ^a   Fernandez, M ^a  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^b University of California at Irvine   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL APPROACH; COMPLEX APPLICATIONS; COMPUTING SYSTEM; RECONFIGURABLE COMPUTING; SUBTASKS;

EXHIBITIONS; SCHEDULING;

RECONFIGURABLE ARCHITECTURES;

EID: 1142271379     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1999.761102     Document Type: Conference Paper

References (11)

1. I.Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul and R. Vemuri, "An Integrated Partitioning and Synthesis system for Dynamically Reconfigurable Multi-FPGA Architectures", 5th Reconfigurable Architectures Workshop, 1998 (RAW'98)
2. M. Vasilko and D. Ait-Boudaoud, "Architectural Synthesis Techniques for Dynamically Reconfigurable Logic", 6th International Workshop on Field-Programmable Logic and Applications, FPL '96 Proceedings, p.290-296
3. M. Vasilko and D. Ait-Boudaoud, "Scheduling for Dynamically Reconfigurable FPGAs", in Proceeding of International Workshop on Logic and Architecture Synthesis, IFIP TC10 WG10.5, Grenoble, France, Dec. 18-19, 1995, pp. 328-336
4. K. M. GajjalaPurna, D. Bhatia, "Temporal partitioning and scheduling for reconfigurable computing", Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, 1998, pp. .329-330.
5. M. Kaul and R. Vemuri, "Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures", Proceedings of the DATE, p. 389-396, 1998.
6. H. Singh, M. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, T. Lang, R. Heaton and E. M. C. Filho, "MorphoSys: An Integrated Re-configurable Architecture", Proceedings of the NATO Symposium on System Concepts and Integration, Monterey, CA, April 1998
7. E. Waingold et al, "Baring it all to Software: The Raw Machine", IEEE Computer, p. 86-93, Sep 1997
8. E. Tau, D. Chen, I. Eslick, J. Brown and A. Dehon, "A First Generation DPGA Implementation", Third Canadian Workshop of Field-Programmable Devices, May 29-Jun 1, 1995
9. E. Mirsky and A. Dehon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources", Proc, of IEEE Symposium on FPGAs for Custom Computing Machines, IEEE CS Press, p. 157-166, 1996
10. J. R. Hauser and J. Wawrzynek, "Garp: A MIPS Processor with a Re-configurable Co-processor", Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines, April 1997
11. A. Abnous, C. Christensen, J. Gray, J. Lenell, A. Naylor and N. Bagherzadeh, "Design and Implementation of the Tiny RISC Microprocessor", Microprocessor and Microsystems, Vol. 16, No, 4, p. 187-194, 1992