A multichannel 3.5mW/Gbps/channel gated oscillator based CDR in a 0. 18μm digital CMOS technology

Proceedings of ESSCIRC 2005: 31st European Solid-State Circuits Conference

Volumn , Issue , 2005, Pages 193-196

  Tajalli, Armin ^a   Muller, Paul ^b   Atarodi, Mojtaba ^a   Leblebici, Yusuf ^b  

^a SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

^b EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DATA ACQUISITION; DIGITAL DEVICES; ELECTRIC CLOCKS; PRODUCT DESIGN; SIGNAL RECEIVERS;

CLOCK AND DATA RECOVERY (CDR); POWER DISSIPATION; SHORT HAUL RECEIVERS;

OSCILLATORS (ELECTRONIC);

EID: 33749188080     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIR.2005.1541592     Document Type: Conference Paper

References (11)

1. H. Takauchi, and et al., "A CMOS multichannel 10-Gb/s transceiver," IEEE J. of Solid-State Circuits, vol. 38, pp. 2094-2100, December 2003.
2. M. Nakamura, and et al., "A 156 Mbps CMOS clock recovery circuit for burst-mode transmission," IEEE Symp. On VLSI Circuits Digest of Technical Papers, pp. 122-123, 1996.
3. 2 clock and data recovery circuit," IEEE Int. Solid State Circuits Conf. (ISSCC), February 2003.
4. J. Kim, and D. -K. Jeong, "Multi-gigabit-rate clock and data recovery based in blind oversampling," IEEE Comm. Mag., pp. 68-74, December 2003.
5. L. M. De Vito, "A versatile clock recovery architecture and monolithic implementation," in Monolithic Phase-Locked Loops and Clock Recovery Circuits, Theory and Design, B. Razavi, Ed. New York: IEEE Press, 1996.
6. J. A. McNeill, "Jitter in ring oscillators," IEEE J. of Solid-State Circuits, vol. 32, pp. 870-879, 1997.
7. A. Hajimiri, and et al., "Jitter and phase noise in ring oscillators," IEEE J. of Solid-State Circuits, vol. 34, pp. 790-804, June 1999.
8. T. Iwata, and et al., "A 5Gbps CMOS frequency tolerant multi phase clock recovery circuit," IEEE Symp. on VLSI Circuits Digest of Technical Papers, pp. 82-83, 2002.
9. R. Kreienkamp, and et al., "A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator,"IEEE J. of Solid-State Circuits, vol. 40, pp. 736-743, March 2005.
10. J. Savoj, and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector," IEEE J. of Solid-State Circuits, vol. 36, pp. 761-767, May 2001.
11. InfiniBand Trade Association, "InfiniBand Architecture Specification, Revision 1.0.a", June 19th, 2001.