Three-Dimensional ICs Solve the Interconnect Paradox

Semiconductor International

Volumn 28, Issue 6, 2005, Pages

[No Author Info available]

Author keywords

[No Author keywords available]

Indexed keywords

EID: 33749066552     PISSN: 01633767     EISSN: None     Source Type: Trade Journal    
DOI: None     Document Type: Article

References (15)

1. S. Chou and M. Bohr, "Intel Technology Briefing," Nov. 7, 2000.
2. W. Dally, "Interconnection-Oriented Computer Architecture," Proc. of the 1999 IITC, IEEE, 1999, p.15.
3. W. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," Proc. of the 38th Design Automation Conf. (DAC), June 2001.
4. M.J.E. Lee et al., "CMOS High-Speed I/Os - Present and Future, " Proc. of the IEEE Intl. Conf. on Computer Design, 2003, p. 454.
5. R. Patti, "The Design and Architecture of 3-D Memory Devices," 3-D Architectures for Semiconductor Integration and Packaging, April 2004.
6. A. Rahman and R. Reif, "Thermal Analysis of Three-Dimensional (3-D) Integrated Circuits (ICs)," Proc. of the 2001 IITC, IEEE, 2001, p. 157.
7. J. Joyner and J. Meindl, "Opportunities for Reduced Power Dissipation Using Three-Dimensional Integration," Proc. of the 2002 IITC, IEEE, 2002, p. 148.
8. J. Baliga, "Chips Go Vertical," IEEE Spectrum, March 2004, p. 43.
9. R. Markunas, "Mixing Signals With 3-D Integration," Semiconductor International, November 2002, p. 63.
10. J. Baliga, "Packaging Provides Viable Alternatives to SOC," Semiconductor International, July 2000, p. 169.
11. G. Chandra, P. Kapur and K. Saraswat, "A Methodology for the Interconnect Performance Evaluation of 2-D and 3-D Processors With Memory, " Proc. of the 2002 IITC, IEEE, 2002, p. 164.
12. International Technology Roadmap for Semiconductors, 2003 Edition, http://public.itrs.net.
13. R.P. Feynman, Feynman Lectures on Computation, Westview Press, 1996.
14. S. Das, A. Chandrakasan and R. Reif, "Calibration of Rent's Rule Models for Three-Dimensional Integrated Circuits," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, April 2004, p. 359.
15. J. Baliga and S. Crum, "New Limitations Expose New Tradeoffs," Advanced Interconnect, a Supplement to EP&P and Semiconductor International, September 2000, p. 12.