Electrothermal analysis and optimization techniques for nanoscale integrated circuits

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 219-222

  Zhan, Yong ^a   Goplen, Brent ^a   Sapatnekar, Sachin S ^a  

^a University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL METHODS; FINITE DIFFERENCE METHOD; FINITE ELEMENT METHOD; GREEN'S FUNCTION; OPTIMIZATION; THERMAL EFFECTS; THERMOANALYSIS;

ELECTROTHERMAL ANALYSIS; NANOSCALE INTEGRATED CIRCUITS; POWER DENSITY; THERMAL HEAT-SPREADING;

INTEGRATED CIRCUITS;

EID: 33748612424     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118359     Document Type: Conference Paper

References (25)

1. M.N. Ozisik. Boundary Value Problems of Heat Conduction. Dover, New York, NY, 1968.
2. A. G. Kokkas. Thermal analysis of multi-layer structures. IEEE Transactions on Electron Devices, 21(11):674-681, November 1974.
3. Y. K. Cheng, P. Raha, C. C. Teng, E. Rosenbaum, and S.-M. Kang. ILLIADS-T: An electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips. IEEE Transactions on Computer-Aided Design, 17(8):668-681, August 1998.
4. T.-Y. Wang and C. C.-P. Chen. 3-D thermal-ADI: A linear-time chip level transient thermal simulator. IEEE Transactions on Computer-Aided Design, 21(12):1434-1445, December 2002.
5. C. Tsai and S. Kang. Cell-level placement for improving subtrate thermal distribution. IEEE Transactions on Computer-Aided Design, 19(2):253-266, February 2000.
6. G. Chen and S. S. Sapatnekar. Partition-driven standard cell thermal placement. In Proceedings of the International Symposium on Physical Design, pages 75-80, 2003.
7. C. Ho, A. E. Ruehli, and P. Brennan. The modified nodal approach to network analysis. IEEE Transactions on Circuits and Systems, 22(6):504-509, June 1975.
8. D. L. Logan. A First Course in the Finite Element Method. Brooks/Cole Pub. Co., 3 edition, 2002.
9. H. Qian, S. R. Nassif, and S. S. Sapatnekar. Random walks in a supply network. In Proceedings of the ACM/IEEE Design Automation Conference, pages 93-98, 2003.
10. H. Qian and S. S. Sapatnekar. Hierarchical random-walk algorithms for power grid analysis. In Proceedings of the Asia/South Pacific Design Automation Conference, pages 499-504, 2003.
11. H. Qian, S. R. Nassif, and S. S. Sapatnekar. Power grid analysis using random walks. IEEE Transactions on Computer-Aided Design, 24(8):1204-1224, August 2005.
12. H. Qian and S. S. Sapatnekar. A hybrid linear equation solver and its application in quadratic placement. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2005.
13. P. Li, L. T. Pileggi, M. Asheghi, and R. Chandra. Efficient full-chip thermal modeling and analysis. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 319-326, 2004.
14. Y. Zhan and S. S. Sapatnekar. Fast computation of the temperature distribution in vlsi chips using the discrete cosine transform and table look-up. In Proceedings of the Asia/South Pacific Design Automation Conference, pages 87-92, 2005.
15. R. Gharpurey and R. G. Meyer. Modeling and analysis of substrate coupling in integrated circuits. IEEE Journal of Solid-State Circuits, 17(4):305-315, March 1996.
16. Y. Zhan and S. S. Sapatnekar. A high efficiency full-chip thermal simulation algorithm. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2005.
17. K. Banerjee, A. Mehrotra, A. Sangiovanni-Vincentelli, and C. Hu. On thermal effects in deep sub-micron vlsi interconnects. In Proceedings of the ACM/IEEE Design Automation Conference, pages 885-891, 1999.
18. C. M. Fiduccia and R. M. Mattheyses. A linear time heuristic for improving network partitions. In Proceedings of the ACM/IEEE Design Automation Conference, pages 175-181, 1982.
19. B. Goplen and S. S. Sapatnekar. Efficient thermal placement of standard cells in 3d ics using a force directed approach. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 86-89, 2003.
20. J. W. Tschanz, J.T. Kao, S. G. Narendra, R. Nair, D.A. Antoniadis, A.P. Chandrakasan, and V. De. Adaptive Body Bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE Journal of Solid-State Circuits, 37(11):1396-1402, November 2002.
21. S. Kumar, C. H. Kim, and S. S. Sapatnekar. Mathematically-assisted adaptive body bias (abb) for temperature compensation in gigascale lsi systems. In Proceedings of the Asia/South Pacific Design Automation Conference, 2005.
22. D. K. Schroder and J. A. Babcock. Negative bias temperature instability: Road to cross in deep submicron semiconductor manufacturing. Journal of Applied Physics, 94:1-18, 2003.
23. J. R. Black. Mass transport of aluminum by momentum exchange with conducting electrons. In Proceedings of the IEEE International Reliability Physics Symposium, pages 148-159, 1969.
24. Z. Lu, W. Huang, J. Lach, M. Stan, and K. Skadron. Interconnect lifetime prediction under dynamic stress for reliability-aware design. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 327-334, 2004.
25. B. Goplen and S. S. Sapatnekar. Thermal via placement in 3d ics. In Proceedings of the International Symposium on Physical Design, pages 167-174, 2005.