Fast substrate noise-aware floorplanning with preference directed graph for mixed-signal SOCs

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 765-770

  Cho, Minsik ^a   Shin, Hongjoong ^a   Pan, David Z ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACOUSTIC VARIABLES MEASUREMENT; CORRELATION THEORY; GRAPH THEORY; MATHEMATICAL MODELS; OPTIMIZATION; PLANNING; SIGNAL PROCESSING;

BLOCK PREFERENCE DIRECTED GRAPH (BPDG); SEQUENCE PAIR (SP); SUBSTRATE NOISE MODELING; SUBSTRATE NOISE-AWARE FLOORPLANNING;

FLOORS;

EID: 33748584308     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118476     Document Type: Conference Paper

References (19)

1. A. Nardi, H. Zeng, J. L. Garrett, L. Daniel, and A. L. S-Vincentelli, "A Methodology for the computation of an upper bound on noise current spectrum of CMOS swichting activity," in Proc. Int. Conf. on Computer Aided Design, 2003, pp. 778-785.
2. A. Koukab, K. Banerjee, and M. Declercq, "Modeling Techniques and Verification Methdologies for Substrate Coupling Effects in Mixedsignal System-on-Chip designs," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 6, Jun 2004.
3. M. V. Heijingen, M. Badarouglu, S. Donnay, G. G. E. Gielen, and H. J. D. Man, "Substrate Noise Generation in Complex Digital systems: efficient modeling and simulation methodology and experiemental verification," IEEE J. Solid-State Circuits, vol. 37, Aug 2002.
4. H. Lan, Z. Yu, and R. W. Dutton, "A CAD-oriented Modeling Approach of frequency-dependent behavior of Substrate Noise Coupling for Mixed-Signal IC Design," in Proc. Int. Symp. on Quality Electronic Design, Mar 2003, pp. 195-200.
5. B. Owens, S. Adluri, P. Birrer, R. Shreeve, S. K. Arunachalam, and K. Mayaram, "Simulation and Measurement of Supply and Substrate Noise in Mixed-Signal ICs," IEEE J. Solid-State Circuits, vol. 40, no. 2, Feb 2005.
6. T. Blalack, Y. Leclercq, and C. P. Yue, "On-chip RF isolation techniques," in Proc. IEEE BCTM., 2002, pp. 205-211.
7. C. Lin and D. Leenaerts, "A New Efficient Method Substrate-Aware Device-Level Placement," in Proc. Asia and South Pacific Design Automation Conf., 2000, pp. 533-536.
8. G. Blakiewicz, M. Jeske, M. Chrzanowska-Jeske, and J. S. Zhang, "Substrate Noise Modeling in Early Floorplanning of Mixed-Signal SOCs," in Proc. Asia and South Pacific Design Automation Conf., Jan 2005, pp. 819-823.
9. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "VLSI Module Placement Based on Rectangle-Packing by the Sequence-Pair," vol. 15, Dec 1996.
10. X. Tang and D. Wong, "Floorplanning with Alignment and Performance Constraints," in Proc. Design Automation Conf., Jun 2002.
11. W. K. Chu, N. Verghese, K. S. H. Cho, H. Tsujikawa, S. Hirano, S. Doushoh, M. Nagata, A. Iwata, and T. Ohmoto, "A Substrate Noise Analysis Methodology for Large-Scale Mixed-Signal ICs," in Proc. IEEE Custom Integrated Circuits Conf., 2003.
12. N. K. Verghese and J. J. Allstot, "Computer-aided design considerations in Mixed-signal coupling in RF integration circuits," IEEE J. Solid-State Circuits, vol. 33, Mar 1998.
13. J. P. Costa, M. Chou, and L. M. Silveria, "Efficient techniques for accurate modeling and simulation of substrate coupling in Mixed-signal ICs," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 5, pp. 597-607, May 1999.
14. D. Ozis, T. Fiez, and K. Mayaram, "An Efficient Modeling Approach for Substrate Noise Coupling Analysis," in Proc. IEEE Int. Symp. on Circuits and Systems, 2002.
15. _, "Comprehensive geometry-dependent macromodel for substrate noise coupling in heavily doped cmos processes," in Proc. IEEE Custom Integrated Circuits Conf., 2002.
16. http://www.cse.ucsc.edu/research/surf/GSRC/MCNC.
17. S. N. Adya and I. L. Markov, "Fixed-outline Floorplanning : Enabling Hierarchical Design," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 11, pp. 120-1135, Dec 2003.
18. http://vlsicad.eecs.umich.edu/BK/parquet.
19. U. Brenner and A. Rohe, "An effective congestion driven placemnet framework," in Proc. Int. Symp. on Physical Design, 2002, pp. 6-11.