-
1
-
-
0029270756
-
Substrate-aware mixed-signal macrocell placement in WRIGHT
-
S. Mitra, et al, "Substrate-Aware Mixed-Signal Macrocell Placement in WRIGHT", IEEE J. Solid-Slate Circ, vol. 30, pp.269, 1995.
-
(1995)
IEEE J. Solid-Slate Circ
, vol.30
, pp. 269
-
-
Mitra, S.1
-
2
-
-
0006916613
-
A new efficient method for substrate-aware device-level placement
-
C. Lin, D. M. W. Leenaerts, "A New Efficient Method for Substrate-Aware Device-Level Placement," Proc, Asia and South Pacific DAC, 2000, pp. 533-536.
-
(2000)
Proc, Asia and South Pacific DAC
, pp. 533-536
-
-
Lin, C.1
Leenaerts, D.M.W.2
-
3
-
-
0346778712
-
A methodology for the computation of an upper bound on noise current spectrum of CMOS switching activity
-
A. Nardi, et al., "A Methodology for the Computation of an Upper Bound on Noise Current Spectrum of CMOS Switching Activity," ICCAD'03,pp. 778,2003.
-
(2003)
ICCAD'03
, pp. 778
-
-
Nardi, A.1
-
4
-
-
0036684625
-
Substrate noise generation in complex digital systems: Efficient modeling and simulation methodology and experimental verification
-
M. van Heijningen et al., "Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification," IEEE J. Solid-State Ore, vol. 37, pp. 1065-1072, 2002.
-
(2002)
IEEE J. Solid-State Ore
, vol.37
, pp. 1065-1072
-
-
Van Heijningen, M.1
-
5
-
-
0034228948
-
Analysis and experimental verification of digital substrate noise generation for epi-type substrates
-
M. van Heijningen et al., "Analysis and Experimental Verification of Digital Substrate Noise Generation for Epi-Type Substrates," IEEE J. Solid-Slate Ore., vol. 35, pp. 1002-1008, 2000.
-
(2000)
IEEE J. Solid-Slate Ore.
, vol.35
, pp. 1002-1008
-
-
Van Heijningen, M.1
-
6
-
-
0036857246
-
Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal ics with synchronous digital circuits
-
M. Badaroglu et al., "Methodology and Experimental Verification for Substrate Noise Reduction in CMOS Mixed-Signal ICs With Synchronous Digital Circuits," IEEE Journal of Solid-State Circuits, vol. 37, pp. 1383-1394, 2001.
-
(2001)
IEEE Journal of Solid-State Circuits
, vol.37
, pp. 1383-1394
-
-
Badaroglu, M.1
-
9
-
-
84942511731
-
RF performance degradation due to coupling of digital swithing-noise in lightly doped substrates
-
C. Soens et al., "RF Performance Degradation Due to Coupling of Digital Swithing-Noise in Lightly Doped Substrates," Proc. Southwest Symposium on Mixed-Signal Design, 2003, pp. 127-132.
-
(2003)
Proc. Southwest Symposium on Mixed-Signal Design
, pp. 127-132
-
-
Soens, C.1
-
11
-
-
0033092662
-
Modeling digital substrate noise injection in mixed-signal IC's
-
E. Charbon et al., "Modeling Digital Substrate Noise Injection in Mixed-Signal IC's," IEEE Trans on CAD, vol. 18, pp.301-310,1999.
-
(1999)
IEEE Trans on CAD
, vol.18
, pp. 301-310
-
-
Charbon, E.1
-
12
-
-
0042769415
-
Ground bounce in digital VLSI circuits
-
P. Heydari, M. Pedram, "Ground Bounce in Digital VLSI Circuits," IEEE Trans, on VLSI Systems, vol. 11, pp. 180-193, 2003.
-
(2003)
IEEE Trans, on VLSI Systems
, vol.11
, pp. 180-193
-
-
Heydari, P.1
Pedram, M.2
-
13
-
-
0033703261
-
A scalable substrate noise coupling model for design of mixed-signal ICs
-
A. Samavedam et al., "A Scalable Substrate Noise Coupling Model for Design of Mixed-Signal ICs," IEEE J. Solid-Stale Circ, vol.35, pp. 895-904, 2000.
-
(2000)
IEEE J. Solid-Stale Circ
, vol.35
, pp. 895-904
-
-
Samavedam, A.1
-
14
-
-
0029488327
-
Rectangle packing based module placement
-
H. Murata et al., "Rectangle packing based module placement", Proc. ICCAD, pp. 472-479, 1995
-
(1995)
Proc. ICCAD
, pp. 472-479
-
-
Murata, H.1
-
15
-
-
0037992059
-
ELF-SP - Evolutionary algorithm for non-slicing floorplans with soft modules
-
B. Wang et al., "ELF-SP - Evolutionary Algorithm for Non-Slicing Floorplans with Soft Modules," Proc. ICECS-02, pp. 681-684, 2002.
-
(2002)
Proc. ICECS-02
, pp. 681-684
-
-
Wang, B.1
|