A methodology for the computation of an upper bound on noise current spectrum of CMOS switching activity

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 778-785

  Nardi, Alessandra ^a   Zeng, Haibo ^a   Garrett, Joshua L ^a   Daniel, Luca ^a   Sangiovanni Vincentelli, Alberto L ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; DIGITAL INTEGRATED CIRCUITS; ELECTRIC CURRENTS; ELECTRIC POTENTIAL; ELECTROMIGRATION; FREQUENCIES; FREQUENCY DOMAIN ANALYSIS; HEURISTIC METHODS; LOGIC GATES; PROBLEM SOLVING; RESONANCE; SPURIOUS SIGNAL NOISE;

CIRCUIT BLOCKS; CIRCUIT RELIABILITY; SWITCHING CURRENT INJECTION;

CMOS INTEGRATED CIRCUITS;

EID: 0346778712     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iccad.2003.159765     Document Type: Conference Paper

References (10)

1. S. Bobba and I. N. Hajj. Estimation of maximum current envelope for power bus analysis and design. Proceedings of International Symposium on Physical Design, pages 141-146, April 1998.
2. V. Chandramouli and K. A. Sakallah. Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time. In Design Automation Conference, pages 617-22, June 1996.
3. S. Chowdhury and J. S. Barkatullah. Estimation of maximum currents in MOS IC logic circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 9(6):642-654, June 1990.
4. A. Demir and P.Feldmann. Modeling and simulation of the interference due to digital switching in mixed-signal ICs. In Proceedings of International Conference on Computer-Aided Design, pages 70-74, November 1999.
5. S. Devadas, K. Keutzer, and J. White. Estimation of power dissipation in CMOS combinational circuits using boolean function manipulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 11(3):373-383, March 1992.
6. C. E., R. Garpurey, P. Miliozzi, R. G. Mayer, and A. Sangiovanni-Vincentelli. Substrate noise: analysis and optimization for IC design. Kluwer Academic Publishers, 2001.
7. H. Kriplani, F. N. Najm, and I. N. Hajj. Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 14(8):998-1012, August 1995.
8. A. Krstic and K. Cheng. Vector generation for maximum instantaneous current through supply lines for CMOS circuits. In Proceedings of Design Automation Conference, pages 383-388, June 1997.
9. S. Lin and N. Chang. Challenges in power-ground integrity. In IEEE/ACM Internat. Conf. on Computer-Aided Design, Nov. 2001.
10. A. Odabasioglu, M. Celik, and L. T. Pileggi. PRIMA: passive reduced-order interconnect macromodeling algorithm. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 17(8):645-654, August 1998.