Pre-layout physical connectivity prediction with application in clustering-based placement

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn 2005, Issue , 2005, Pages 31-37

  Liu, Qinghua ^a   Marek Sadowska, Malgorzata ^a  

^a University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER APPLICATIONS; FORMAL LOGIC; METRIC SYSTEM; SET THEORY;

LOGIC CONTRACTION; PROXIMITY; STRUCTURAL METRIC;

COMPUTER ARCHITECTURE;

EID: 33748578966     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2005.86     Document Type: Conference Paper

References (23)

1. C.J.Alpert, J.H.Huang and A.B.Kahng, "Multilevel circuit partitioning", Design Automation Conference, pp.530-533, 1997.
2. C.J.Alpert and A.B. Kahng, "A general framework for vertex orderings, with application to netlist clustering", Design Automation Conference, pp.63-67, 1994.
3. C.J.Alpert, A.B.Kahng, Gi-Joon Nam, S.Reda and P.Villarrubia, "A semi-persistent clustering technique for VLSI circuit placement", In Proc. Intl. Symp. on Physical Design, pp.200-207, 2005.
4. T.F.Chan, J.Cong, J.Shinnerl and K.Sze, "An enhanced multilevel algorithm for circuit placement", Proc. of Int. Conf. on Computer-Aided Design, pp.299-306, 2003.
5. T.F.Chan, J.Cong and K.Sze, "Multilevel generalized force-directed method for circuit placement", In Proc. Intl. Symp. on Physical Design, pp.185-192, 2005.
6. P.K.Chan, M.D.F.Schlag and J.Zien, "Spectral k-way ratio cut partitioning and clustering", IEEE Trans. on Computer-Aided Design, vol. 13(9), pp. 1088-1096, 1994.
7. H.Chen, C.Chen, N.Chou, A.B.Kahng, J.F.MacDonald, P.Suaris, B.Yao and Z.Zhu, "An algebraic multigrid solver for analytical placement with layout based clustering", Design Automation Conference, pp.794-799, 2003.
8. J.Cong and S.K.Lim, "Edge separability-based circuit clustering with application to multilevel circuit partitioning", IEEE Trans. on Computer-Aided Design, vol. 23(4), pp.527-536, 2004.
9. L.Hagen and A.B.Kahng, "A new approach to effective circuit clustering", Proc. of Int. Conf. on Computer-Aided Design, pp.422-427, 1992.
10. L.Hagen and A.B.Kahng, "New spectral methods for ratio cut partitioning and clustering", IEEE Trans. on Computer-Aided Design, vol.11(9), 1074-1085, 1992.
11. B.Hu and M.Marek-Sadowska, "FAR: Fixed-points addition and relaxation based placement", In Proc. Intl. Symp. on Physical Design, pp.161-166, 2002.
12. B.Hu and M.Marek-Sadowska, "Wire length prediction based clustering and its application in placement", Design Automation Conference, pp.800-805, 2003.
13. A.B.Kahng and S.Reda, "Placement feedback: A concept and method for better min-cut placements", Design Automation Conference, pp.357-362, 2004.
14. G.Karypis, R.Aggarwal, V.Kurnar and S.Shekhar, "Multi-level hypergraph partition: Applications in VLSI design", Design Automation Conference, pp.526-529, 1997.
15. G.Karypis and V.Kumar, "Multilevel k-way hypergraph partitioning", Design Automation Conference, pp.343-348, 1999.
16. B.S.Landman and R.L.Russo, "On a pin versus block relationship for partitions of logic graphs", IEEE Transactions on Computer-Aided Design, vol. C-20, pp. 1469-1479, 1971.
17. Q.Liu and M.Marek-Sadowska, "Pre-layout wire length and congestion estimation", Design Automation Conference, pp.582-587, 2004.
18. A.Singh, G.Parthasarathy and M.Marek-Sadowska, "Efficient circuit clustering and placement for area and power reduction in FPGAs", ACM Transactions on Design Automation of Electronic Systems, vol.7, no.4, pp.643-663, 2002.
19. D.Stroobandt, P.Verplaetse and J.Van Campenhout, "Generating synthetic benchmark circuits for evaluating CAD tools", IEEE Trans. on Computer-Aided Design, vol.19, no.9, pp.1011-1022, 2000.
20. N.Viswanathan and C.C.Chu, "FastPlace: An efficient analytical placement technique using cell spreading and iterative local refinement", In Proc. Intl. Symp. on Physical Design, pp.26-33, 2004.
21. K.Vorwerk and A.Kennings, "An improved multi-level framework for force-directed placement", Proc. of Design Automation and Test in Europe, pp. 902-907, 2005.
22. M.Wang, X.Yang and M. Sarrafzadeh, "Dragon2000: Standard-cell placement tool for large industry circuits", Proc. of Int. Conf. on Computer-Aided Design, pp. 260-264, 2000.
23. http://www.public.iastate.edu/~nataraj/ISPD04_Bench.html.