An improved multi-level framework for force-directed placement

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn II, Issue , 2005, Pages 902-907

  Vorwerk, Kristofer ^a   Kennings, Andrew ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

HEURISTIC METHODS; NUMERICAL ANALYSIS;

FORCE-BASED PLACEMENT; FORCE-DIRECTED METHODS; HIGHLY-CONNECTED CELLS;

DATABASE SYSTEMS;

EID: 33646917465     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.59     Document Type: Conference Paper

References (19)

1. S. Adya and I. Markov. Combinatorial techniques for mixedsize placement. Trans. on DAES, 2004. To appear.
2. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov. Unification of partitioning, placement and floor-planning. In Proc. of ICCAD, November 2004.
3. S. N. Adya and I. L. Markov. Fixed-outline floorplanning: Enabling hierarchical design. Trans. on VLSI, 11(6):1120-1135, December 2003.
4. A. E. Caldwell, A. B. Kahng, and I. Markov. Can recursive bisection alone produce routable placements'? In Proc. of DAC, pages 477-482. ACM Press, 2000.
5. T. F. Chan, J. Cong, T. Kong, J. R. Shinnerl, and K. Sze. An enhanced multilevel algorithm for circuit placement. In Proc. of ICCAD, November 2003.
6. C.-C. Chang, J. Cong, and X. Yuan. Multi-level placement for large-scale IC designs. In Proc. of ASPDAC, pages 325-330, 2003.
7. H. Eisenmann and F. M. Johannes. Generic global placement and floorplanning. In Proc. of DAC, pages 269-274. ACM Press, 1998.
8. S.-W. Hur, T. Cao, K. Rajagopal, Y. Parasuram, A. Chowdhary, V. Tiourin, and B. Halpin. Force directed Mongrel with physical net constraints. In Proc. of DAC, pages 214-219. ACM Press, 2003.
9. A. B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. In Proc. of ISPD, pages 18-25, April 2004.
10. G. Karypis. Multilevel Optimization and VLSICAD, chapter 3. Kluwer Academic Publishers, Boston, 2002.
11. A. Khatkhate, C. Li, A. R. Agnihotri, M. C. Yildiz, S. Ono, C.-K. Koh, and P. H. Madden. Recursive bisection based mixed block placement. In Proc. of ISPD, April 2004.
12. J. Kleinhans, G. Sigl, F. Johannes, and K. Antreich. GORDIAN: VLSI placement by quadratic programming and slicing optimization. Trans. on CAD, 10(3):356-365, March 1991.
13. X. Y. M. Wang and M. Sarrafzadeh. Dragon2000: Standard-cell placement tool for large industry circuits. In Proc. of ICCAD, November 2000.
14. G. Sigl, K. Doll, and F. Johannes. Analytical placement: A linear or a quadratic objective function? In Proc. of DAC, pages 427-432, June 1991.
15. W. Swartz and C. Sechen. Timing driven placement for large standard cell circuits. In Proc. of DAC, pages 211-215, 1995.
16. N. Viswanathan and C. C.-N. Chu. Fastplace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model. In Proc. of ISPD, April 2004.
17. K. Vorwerk, A. Kennings, and A. Vannelli. Engineering details of a stable analytic placer. In Proc. of ICCAD, November 2004.
18. J. Vygen. Algorithms for large-scale flat placement. In Proc. of DAC, pages 746-751. ACM Press, 1997.
19. J. Vygen. Four-way partitioning of two-dimensional sets. Unpublished Manuscript, 2000.