Realizing low-cost high-throughput general-purpose block encoder for JPEG2000

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 16, Issue 7, 2006, Pages 843-858

  Gupta, Amit Kumar ^b   Nooshabadi, Saeid ^a,b   Taubman, David ^a,b   Dyer, Michael ^b  

^a IEEE   (Australia)

^b UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

Block coder; Concurrent symbol processing (CSP); JPEG2000; Memory architecture; VLSI architecture

Indexed keywords

BLOCK CODER; CONCURRENT SYMBOL PROCESSING (CSP); JPEG2000; MEMORY ARCHITECTURE; VLSI ARCHITECTURE;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COST ACCOUNTING; DATA STORAGE EQUIPMENT; FIELD PROGRAMMABLE GATE ARRAYS; IMAGE ANALYSIS; IMAGE COMPRESSION; THROUGHPUT; VLSI CIRCUITS;

SIGNAL ENCODING;

EID: 33746912734     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2006.877400     Document Type: Article

References (26)

1. JPEG 2000 Part I Final Committee Draft Version 1.0 ISO/IEC JTC1/SC29/WG1N1646R, Mar. 2000.
2. D. Taubman, "High performance scalable image compression with EBCOT," IEEE Trans. Image Process., vol. 9, no. 7, pp. 1158-1170, Jul. 2000.
3. C.-J. Lian, K.-F. Chen, H.-H. Chen, and L.-G. Chen, "Analysis and architecture design of block-coding engine for EBCOT in JPEG 2000," IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 3, pp. 219-230, Mar. 2003.
4. Y. Li, R. E. Aly, M. A. Bayoumi, and S. A. Mashali, "Parallel high speed architecture for EBCOT in JPEG2000," in Proc. IEEE Int. Conf. Acoust., Speech Signal Process. (ICASSP'03), Apr. 2003, vol. 2, pp. 481-484.
5. J.-S. Chiang, Y.-S. Lin, and C.-Y. Hsieh, "Efficient pass-parallel architecture for EBCOT in JPEG2000," in Proc. IEEE Int. Midwest Symp. Circuits Syst. (ISCAS'02), May 2002, vol. 11, pp. 773-776.
6. M. Gangadhar and D. Bhatia, "FPGA based EBCOT architecture for JPEG2000," in Proc. IEEE Int. Conf. Field-Programmable Technol. (FPT), 2003, pp. 228-233.
7. H.-C. Fang, Y.-W. Chang, and L.-G. Chen, "Area efficient architecture for the embedded block coding in JPEG2000," in Proc. IEEE Int. Midwest Symp. Circuits Syst. (MWSCAS'04), Jul. 2004, vol. 2, pp. 457-460.
8. J.-S. Chiang, C.-H. Chang, Y.-S. Lin, C.-Y. Hsieh, and C.-H. Hsia, "High-speed EBCOT with dual context-modeling coding architecture for JPEG2000," in Proc. IEEE Int. Conf. Circuits Syst. (ISCAS'04), May 2004, vol. 3, pp. 865-868.
9. D. S. Taubman and M. W. Marcellin, JPEG2000 Image Compression Fundamentals, Standards and Practice. Norwell, MA: Kluwer, 2002, 02061.
10. K. Andra, T. Acharya, and C. Chakrabarti, "Efficient VLSI implementation of bit plane coder of JPEG2000," in Proc. SPIE Int. Conf. Appl. Digit. Image Process. XXIV, 2001, vol. 4472, pp. 246-257.
11. A. K. Gupta, S. Nooshabadi, and D. Taubman, "Concurrent symbol processing capable VLSI architecture for bit plane coder of JPEG2000," IEICE Trans. Inf. Syst., vol. E88-D, Special Section on Recent Advances in Circuits and Systems, pp. 1878-1884, 2005.
12. M. Dyer, D. Taubman, and S. Nooshabadi, "Improved throughput arithmetic coder for JPEG2000," in Proc. IEEE Int. Conf. Image Processing (ICIP'04), Oct. 2004, vol. 4, pp. 2817-2820.
13. M. Dyer, S. Nooshabadi, and D. Taubman, "Memory efficient pass-parallel architecture for JPEG2000 encoding," in Proc. IEEE Int. Symp. Signal Process. Its Appl. (ISSPA'03), Jul. 2003, vol. 1, pp. 53-56.
14. H.-C. Fang, T.-C. Wang, C.-J. Lian, T.-H. Chang, and L.-G. Chen, "High speed memory efficient EBCOT architecture for JPEG2000," in Proc. IEEE Int. Midwest Symp. Circuits Syst. (MWSCAS'03), Jul. 2003, vol. 2, pp. 736-739.
15. A. K. Gupta, D. Taubman, and S. Nooshabadi, "High speed VLSI architecture for bit plane encoder of JPEG2000," in Proc. IEEE Int. Midwest Symp. Circuits Syst. (MWSCAS'04), Jul. 2004, vol. 2, pp. 233-236.
16. G. Shrimali and K. K. Parhi, "High-speed arithmetic coder/decoder architectures," in Proc. IEEE Int. Conf. Commun., May 1993, vol. 1, pp. 222-226.
17. H.-Y. Lee, L.-S. Lan, M.-H. Sheu, and C.-H. Wu, "A parallel architecture for arithmetic coding and its VLSI implementation," in Proc. IEEE 39th Midwest Symp. Circuits Syst., Aug. 1996, vol. 3, pp. 1309-1312.
18. R. R. Osoria and J. D. Bruguera, "New arithmetic coder/decoder architectures based on pipelining," in Proc. IEEE Int. Conf. Appl.-Specific Syst., Architectures Processors, Jul. 1997, pp. 106-115.
19. B. Fu and K. K. Parhi, "Two VLSI design advances in arithmetic coding," in Proc. IEEE Int. Symp. Circuits Syst., May 1995, vol. 2, pp. 1440-1443.
20. M. Tarui, M. Oshita, T. Onoye, and I. Shirakawa, "High-speed implementation of JBIG arithmetic coder," in Proc. IEEE Region 10 Conf., Sep. 1999, vol. 2, pp. 1291-1294.
21. K.-K. Ong, W.-H. Chang, Y.-C. Tsenf, Y.-S. Lee, and C.-Y. Lee, "A high throughput low cost context-based adaptive arithmetic codec for multiple standards," in Proc. IEEE Int. Conf. Image Process. (ICIP 02), 2002, pp. I-872-I-875.
22. D. Taubman, E. Ordentlich, M. Weinberger, G. Seroussi, I. Ueno, and F. Ono, "Embedded block coding in JPEG2000," in Proc. IEEE Int. Conf. Image Process. (ICIP 02), Sep. 2000, vol. 2, pp. 33-36.
23. H. H. Chen, C. J. Lian, T. H. Chang, and L. G. Chen, "Analysis of EBCOT decoding algorithm and its VLSI implementation for JPEG2000," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'02), May 2002, vol. 4, pp. 329-332.
24. Y.-T. Hsiao, H.-D. Lin, K.-B. Lee, and C.-W. Jen, "High-speed memory-saving architecture for the embedded block coding in JPEG2000," in Proc. IEEE Int. Symp. Circuits Syst., May 2002, vol. 5, pp. V-133-V-136.
25. A. K. Gupta, S. Nooshabadi, and D. Taubman, "Optimal 2 sub-bank based memory architecture for bit plane encoder of JPEG2000," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'05), May 2005, vol. 5, pp. 4373-4376.
26. "Artisan Dual Port Memory Generator Manual," ARM Artisan Components Ltd., 2003.