A high throughput low cost context-based adaptive arithmetic codec for multiple standards

IEEE International Conference on Image Processing

Volumn 1, Issue , 2002, Pages

  Ong, Keng Khai ^a   Chang, Wei Hsin ^a   Tseng, Yi Chen ^a   Lee, Yew San ^a   Lee, Chen Yi ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DECODING; FINITE AUTOMATA; IMAGE COMPRESSION; IMAGE QUALITY; INTEGRATED CIRCUIT LAYOUT; PARALLEL PROCESSING SYSTEMS; PIPELINE PROCESSING SYSTEMS; PROBABILITY DENSITY FUNCTION; STANDARDS; TABLE LOOKUP;

CONTEXT BASED ADAPTIVE ARITHMETIC CODING; CUMULATIVE DISTRIBUTION FUNCTION; FINITE STATE MACHINE; IMAGE RESOLUTION; JOINT PHOTOGRAPHIC EXPERTS GROUP;

IMAGE CODING;

EID: 18544408356     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. K. Saywood, "Introduction to Data Compression 2nd edition", Chapter 4, pp. 77-116, 2000.
2. J. Rissanen and K. M. Mohiuddin, "A Multiplication-Free Multialphabet Arithmetic Code", in IEEE Trans. on Comm., vol. 37, No. 2, Feb 1989.
3. S. Lai, "Efficient Multiplication-Free Arithmetic Code", in IEEE Trans. on Comm., vol. 43, No. 12, Dec 1995.
4. G. G. Langdon, "An Introduction to Arithmetic Coding," in Journal of Research & Development, vol, 28, pp. 135-149, IBM Corporation, March 1984.
5. M. J. Slattery and J. L. Mitchell, "The Qx-Coder", Vol. 42, No. 6 - Data compression in ASIC Cores, in Journal of Research & Development, IBM Corporation, 1998.
6. Martin Boliek, Charlaos Christopulos, and Eric Majani, "ISO/IEC FCD15444-1: JPEG2000 Part I Final Committee Draft Version 1.0", March 2000.
7. M. Tarui, M. Oshita, T. Onoye, I. Shirakawa, "High-Speed Implementation of JBIG Arithmetic Coder", in TENCON'99, Region-10, Vol. 2, page 1291-1294, 1999.
8. H. H. Chen, C. J. Lian, K. F. Chen, L. G. Chen, "Context-based Adaptive Arithmetic Encoder Design for JPEG 2000", in Proceedings of Taiwan VLSI Design/CAD Symposium 2001, section C1-10, August 2001.
9. Po Tong, Peng Ang, "A JBIG arithmetic coder decoder chip", in Proceedings of Fifth Annual IEEE International ASIC Conference and Exhibit, page 189-192, 1992.