|
Volumn E88-D, Issue 8, 2005, Pages 1878-1884
|
Concurrent symbol processing capable VLSI architecture for bit plane coder of JPEG2000
|
Author keywords
Bit plane coder; Concurrent symbol processing; JPEG2000; VLSI architecture
|
Indexed keywords
CODES (SYMBOLS);
COMPUTER ARCHITECTURE;
COMPUTER HARDWARE;
CONSUMER PRODUCTS;
COST EFFECTIVENESS;
IMAGE COMPRESSION;
STANDARDS;
BIT PLANE CODER;
CONCURRENT SYMBOL PROCESSING;
JPEG2000;
VLSI ARCHITECTURE;
VLSI CIRCUITS;
|
EID: 26044480919
PISSN: 09168532
EISSN: 17451361
Source Type: Journal
DOI: 10.1093/ietisy/e88-d.8.1878 Document Type: Article |
Times cited : (8)
|
References (8)
|