메뉴 건너뛰기




Volumn E88-D, Issue 8, 2005, Pages 1878-1884

Concurrent symbol processing capable VLSI architecture for bit plane coder of JPEG2000

Author keywords

Bit plane coder; Concurrent symbol processing; JPEG2000; VLSI architecture

Indexed keywords

CODES (SYMBOLS); COMPUTER ARCHITECTURE; COMPUTER HARDWARE; CONSUMER PRODUCTS; COST EFFECTIVENESS; IMAGE COMPRESSION; STANDARDS;

EID: 26044480919     PISSN: 09168532     EISSN: 17451361     Source Type: Journal    
DOI: 10.1093/ietisy/e88-d.8.1878     Document Type: Article
Times cited : (8)

References (8)
  • 1
    • 0034229499 scopus 로고    scopus 로고
    • High performance scalable image compression with EBCOT
    • July
    • D. Taubman, "High performance scalable image compression with EBCOT," IEEE Trans. Image Process., vol. 9, pp. 1158-1170, July 2000.
    • (2000) IEEE Trans. Image Process. , vol.9 , pp. 1158-1170
    • Taubman, D.1
  • 6
    • 0036973949 scopus 로고    scopus 로고
    • Analysis and enhancements for EBCOT in high speed JPEG2000 architectures
    • Aug.
    • Y. Li, R.E. Aly, B. Wilson, and M.A. Bayoumi, "Analysis and enhancements for EBCOT in high speed JPEG2000 architectures," Midwest Symp. on Ckts. and Systems, vol.2, pp.207-210, Aug. 2002.
    • (2002) Midwest Symp. on Ckts. and Systems , vol.2 , pp. 207-210
    • Li, Y.1    Aly, R.E.2    Wilson, B.3    Bayoumi, M.A.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.