Effective linear programming based placement methods

Proceedings of the International Symposium on Physical Design

Volumn 2006, Issue , 2006, Pages 186-191

  Reda, Sherief ^a   Chowdhary, Amit ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Linear programming; Relative placement; Timing driven placement; Whitespace management

Indexed keywords

BENCHMARKING; GLOBAL OPTIMIZATION; INTEGRATED CIRCUITS; LINEAR PROGRAMMING; PROBLEM SOLVING;

RELATIVE PLACEMENT; TIMING-DRIVEN PLACEMENT; WHITESPACE MANAGEMENT;

COMPUTATIONAL METHODS;

EID: 33745948120     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1123008.1123049     Document Type: Conference Paper

References (20)

1. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov, "Unification of Partitioning, Placement and Floorplanning," in Proc. IEEE International Conference on Computer Aided Design, 2004, pp. 550-557.
2. S. N. Adya, M. C. Yildiz, I. L. Markov, P. G. Villarrubia, P. N. Parakh, and P. H. Madden, "Benchmarking for Large-Scale Placement and Beyond," in Proc. ACM/IEEE International Symposium on Physical Design, 2003, pp. 95-103.
3. A. Agnihotri, S. Ono, and P. Madden, "Recursive Bisection Placement: Feng Shui 5.0 Implementation Details," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 230-232.
4. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Optimal Partitioners and End-case Placers for Standard-cell Layout," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19(11), pp. 1304-1313, 2000.
5. C. Chang, J. Cong, and M. Xie, "Optimality and Scalability Study of Existing Placement Algorithms," in Proc. IEEE Asia and South Pacific Design Automation Conference, 2003, pp. 621-627.
6. A. Chowdhary et al., "How Accurately Can we Model Timing in a Placement Engine?" in Proc. ACM/IEEE Design Automation Conference, 2005, pp. 801-806.
7. J. Cong, T. Kong, J. R. Shinnerl, M. Xie, and X. Yuan, "Large-Scale Circuit Placement: Gap and Promise," in Proc. IEEE International Conference on Computer Aided Design, 2003, p. to appear.
8. J. Cong, J. R. Shinnerl, M. Xie, T. Kong, and X. Yuan, "Large-Scale Circuit Placement," ACM Transactions on Design Automation of Electronic Systems, vol. 10(2), pp. 389-430, 2005.
9. H. Eisenmann and F. M. Johannes, "Generic Global Placement and Floorplanning," in Proc. ACM/IEEE Design Automation Conference, 1998, pp. 269-274.
10. S. Fortune, "A Sweepline Algorithm for Voronoi Diagrams," Algorithmica, vol. 2, pp. 153-174, 1987.
11. H. Murata and K. Fujiyoshi and S. Nakatake and Y. Kajitani, "VLSI Module Placement Based on Rectangle-Packing by the Sequence Pair," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15(12), pp. 1518-1524, 1996.
12. S. W. Hur and J. Lillis, "Relaxation and Clustering in a Local Search Framework: Application to Linear Placement," in Proc. ACM/IEEE Design. Automation Conference, 1999, pp. 360-366.
13. _, "Mongrel: Hybrid Techniques for Standard Cell Placement," in Proc. IEEE International Conference on Computer Aided Design, 2000, pp. 165-170.
14. A. B. Kahng and S. Reda, "Evaluation of Placer Suboptimality Via Zero-Change Netlist Transformations," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 208-215.
15. A. B. Kahng, S. Reda, and Q. Wang, "Architecture and Details of a High Quality, Large-Scale Analytical Placer," in Proc. IEEE International Conference on Computer Aided Design, 2005, p. to appear.
16. G.-J. Nam, G. Alpert, P. Villarrubia, B. Winter, and M. Yildiz, "The ISPD2005 Placement Contest and Benchmark Suite," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 216-219.
17. J. Roy et al., "Capo: Robust and Scalable Open-Source Min-Cut Flcorplacer," in Proc. ACM/IEEE International Symposium on Physical Design, 2005, pp. 224-226.
18. S. Sutanthavibul, E. Shragowitz, and J. Rosen, "An Analytical Approach to Floorplan Design and Optimization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10(6), pp. 701-769, 1991.
19. T. Taghavi, X. Yang, B. K. Choi, M. Wang, and M. Sarrafzadeh, "DRAGON2005: Large-Scale Mixed-Size Placement Toal," in Proc. ACM/IEEE International Symposium on Physical Design, 2001, pp. 245-247.
20. N. Viswanathan and G. Chu, "FastPlace: Efficient Analytical Placement Using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model," in Proc. ACM/IEEE International Symposium on Physical Design, 2004, pp. 26-33.