Low-subthreshold-swing tunnel transistors

IEEE Electron Device Letters

Volumn 27, Issue 4, 2006, Pages 297-300

  Zhang, Qin ^a   Zhao, Wei ^a   Seabaugh, Alan ^a  

^a University of Notre Dame   (United States)

Author keywords

Silicon on insulator (SOI); Subthreshold swing; Tunnel transistor

Indexed keywords

GATES (TRANSISTOR); MATHEMATICAL MODELS; SILICON ON INSULATOR TECHNOLOGY; TUNNEL JUNCTIONS;

SUBTHRESHOLD SWING; TUNNEL TRANSISTORS;

FIELD EFFECT TRANSISTORS;

EID: 33645650318     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2006.871855     Document Type: Article

References (17)

1. Q. Chen, B. Agrawal, and J. Meindl, "A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs," IEEE Trans. Electron Devices, vol. 49, no. 6, pp. 1086-1090, Jun. 2002.
2. C. Aydin, A. Zaslavsky, S. Luryi, S. Cristoloveanu, D. Mariolle, D. Fraboulet, and S. Deleonibus, "Lateral interband tunneling transistor in silicon-on-insulator," Appl. Phys. Lett., vol. 84, no. 10, pp. 1780-1782, Mar. 2004.
3. P.-F. Wang, K. Hilsenbeck, T. Nirschl, M. Oswald, C. Stepper, M. Weiss, D. Schmitt-Landsiedel, and W. Hansch, "Complementary tunneling transistor for low power applications," Solid State Electron., vol. 48, no. 12, pp. 2281-2286, May 2004.
4. + layer," Jpn. J. Appl. Phys., vol. 43, no. 7A, pp. 4073-4078, Jul. 2004.
5. J. Appenzeller, Y.-M. Lin, J. Knoch, and P. Avouris, "Band-to-band tunneling in carbon nanotube field-effect transistors," Phys. Rev. Lett., vol. 93, no. 19, pp. 196805-1-196805-4, No. 2004.
6. T. Nirschl et al., "The tunneling field-effect transistor (TFET) as an a add-on for ultra-low voltage analog and digital processes," in IEDM Tech. Dig., Dec. 2004, pp. 195-198.
7. K. R. Kim, H. H. Kim, K.-W. Song, J. I. Huh, J. D. Lee, and B.-G. Park, "Field-induced interband tunneling effect transistor (FITET) with negative-differential transconductance and negative-differential conductance," IEEE Trans. Nanotechnol., vol. 4, no. 3, pp. 317-321, May 2005.
8. S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981, p. 447.
9. S. M. Sze, Physics of Semiconductor Devices, 1st ed. New York: Wiley, 1969, p. 111.
10. Y. Taur, C. H. Wann, and D. J. Frank, "25 nm CMOS design consideration," in IEDM Tech. Dig., Dec. 1998, pp. 789-792.
11. J. M. C. Stork and R. D. Isaac, "Tunneling in base-emitter junctions," IEEE Trans. Electron Devices, vol. ED-30, no. 11, pp. 1527-1534, Nov. 1983.
12. R. B. Fair and H. W. Wivell, "Zener and avalanche breakdown in As-implanted low-voltage Si n-p junctions," IEEE Trans. Electron Devices, vol. ED-23, no. 5, pp. 512-518, May 1976.
13. K. K. Young, "Short-channel effect in fully depleted SOI MOSFET's," IEEE Trans. Electron Devices, vol. 36, no. 2, pp. 399-402, Feb. 1989.
14. T. Ghani et al., "A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors," in IEDM Tech. Dig., Dec. 2003, pp. 978-980.
15. S. Borkar, "Circuit techniques for subthreshold leakage avoidance, control, and tolerance," in IEDM Tech. Dig., Dec. 2005, pp. 421-424.
16. H. Soeleman, K. Roy, and B. C. Paul, "Robust subthreshold logic for ultra-low power operation," IEEE Trans. VLSI Syst., vol. 9, no. 1, pp. 90-99, Feb. 2001.
17. Synopsys TCAD Tool. (2005). [Online]. Available: http://www.synopsys.com/ products/tcad/tcad.html