Owl: Next generation system monitoring

2005 Computing Frontiers Conference

Volumn , Issue , 2005, Pages 116-124

  Schulz, Martin ^a   Lee, Hsien Hsin S ^b   White, Brian S ^c   McKee, Sally A ^c   Jeitner, Jürgen ^d  

^a LAWRENCE LIVERMORE NATIONAL LABORATORY   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^c Department of Obstetrics Gynecology   (United States)

^d TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

Autonomous Performance Monitoring; Performance Analysis; Reconfiguration

Indexed keywords

I/O DEVICES; SYSTEM MONITORING; VOLUMINOUS EVENT TRACES; WRITEBACK;

COMPUTER PERIPHERAL EQUIPMENT; HARDWARE; PROGRAMMABLE LOGIC CONTROLLERS;

MONITORING;

EID: 33644652103     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1062261.1062284     Document Type: Conference Paper

References (35)

1. J. M. Anderson, L. M. Berc, J. Dean, S. Ghemawat, M. R. Henzinger, S.-T. A. Leung, R. L. Sites, M. T. Vandevoorde, C. A. Waldspurger, and W. E. Weihl. Continuous profiling: Where have all the cycles gone? In Proceedings of the 16th ACM Symposium on Operating Systems Principles, pages 357-390, Oct. 1997.
2. D. Andrews, D. Niehaus, and P. Ashenden. Programming models for hybrid CPU/FPGA chips. IEEE Computer, 37(1):118-120, Jan. 2004.
3. M. Burtscher and M. Jeeradit. Compressing extended program traces using value predictors. In Proceedings of the 2003 International Conference on Parallel Architectures and Compilation Techniques, pages 159-169, Oct. 2003.
4. B. Calder, C. Krintz, S. John, and T. Austin. Cache-conscious data placement. In Proceedings of the 8th Symposium on Architectural Support for Programming Languages and Operating Systems, pages 139-149, Oct. 1998.
5. B. Calder, T. Sherwood, E. Perelman, and G. Hamerley. Simpoint. http://www.cs.ucsd.edu/~calder/simpoint/, 2003.
6. M. L. Corliss, E. C. Lewis, and A. Roth. DISE: A programmable macro engine for customizing applications. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 362-373, June 2003.
7. L. DeRose, K. Ekanadham, J. Hollingsworth, and S. Sbaraglia. SIGMA: A simulator infrastructure to guide memory analysis. In Proceedings of IEEE/ACM Supercomputing '02, Nov. 2002.
8. R. Desikan, D. Burger, and S. Keckler. Measuring experimental error in multiprocessor simulation. In Proceedings of the 28th Annual International Symposium on Computer Architecture, pages 266-277, June 2001.
9. R. Desikan, D. Burger, S. Keckler, and T. Austin. Sim-alpha: a validated, execution-driven Alpha 21264 simulator. Technical Report TR-01-23, Department of Computer Sciences, The University of Texas at Austin, 2001.
10. Digital Equipment Corporation. ATOM User Manual, Mar. 1994.
11. C. Ding and K. Kennedy. Improving cache performance in dynamic applications through data and computation reorganization at run time. In Proceedings of the 1999 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 229-241, May 1999.
12. C. Ding and Y. Zhong. Compiler-directed run-time monitoring of program data access. In First ACM SIGPLAN Workshop on Memory System Performance (MSP), pages 1-12, June 2002.
13. E. Duesterwald, C. Cascaval, and S. Dwarkadas. Characterizing and predicting program behavior and its variability. In Proceedings of the 2003 International Conference on Parallel Architectures and Compilation Techniques, pages 220-231, Sept. 2003.
14. Intel. Intel Itanium Architecture Software Developer's Manual, 2000.
15. Intel. Intel Architecture Software Developer's Manual Volume 3: System Programming Guide, 2002.
16. W. Karl, M. Leberecht, and M. Schulz. Optimizing data locality for SCI-based PC-clusters with the SMiLE monitoring approach. In Proceedings of International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 169-176, Oct. 1999.
17. J. Marathe, F. Mueller, T. Mohan, B. de Supinski, S. McKee, and A. Yoo. METRIC: Tracking down inefficiencies in the memory hierarchy via binary rewriting. In Proceedings of the First Annual Symposium on Code Generation and Optimization, pages 289-300, Mar. 2003.
18. M. Martonosi, D. W. Clark, and M. Mesarina. The SHRIMP performance monitor: Design and applications. In Proceedings of the International Conference on Measurement and Modeling of Computer Systems (Sigmetrics '96), pages 61-69, May 1996.
19. M. Martonosi, D. Ofelt, and M. Heinrich. Integrating performance monitoring and communication in parallel computers. In Proceedings of the International Conference on Measurement and Modeling of Computer Systems (Sigmetrics '96), pages 138-147, May 1996.
20. T. Mohan, B. de Supinski, S. McKee, F. Mueller, A. Yoo, and M. Schulz. Identifying and exploiting spatial regularity in data, memory references. In Proceedings of IEEE/ACM Supercomputing '03, Nov. 2003.
21. A.-T. Nguyen, M. Michael, A. Sharma, and J. Torrellas. The augmint multiprocessor simulation toolkit for intel x86 architectures. In Proceedings of 1996 International Conference on Computer Design, October 1996.
22. M. Prvulovic and J. Torrellas. Reenact: Using thread-level speculation mechanisms to debug data races in multithreaded codes. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 110-121, June 2003.
23. M. Schulz, J. Tao, J. Jeitner, and W. Karl. A proposal for a new hardware cache monitoring architecture. In Proceedings of the Workshop on Memory Systems Performance (MSP 2002), June 2002.
24. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the 10th Symposium on Architectural Support for Programming Languages and Operating Systems, pages 45-57, Oct. 2002.
25. B. Sprunt. The basics of performance-monitoring hardware. IEEE Micro, pages 64-71, July/August 2002.
26. B. Sprunt. Pentium 4 performance-monitoring features. IEEE Micro, pages 72-82, July/August 2002.
27. Sun Microsystems. Ultra-SPARC-IIi User's Manual, 1997.
28. J. Teifel and R. Manohar. Highly Pipelined Asynchronous FPGAs. In Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays, pages 133-142, Feb. 2004.
29. J. Veenstra and R. Fowler. MINT: A front end for efficient simulation of shared-memory multiprocessors. In Proceedings of the 2nd International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, pages 201-207, Jan. 1994.
30. R. Wahbe, S. Lucco, T. E. Anderson, and S. L. Graham. Efficient software-based fault isolation. In Proceedings of the 14th ACM Symposium on Operating Systems Principles, pages 203-216, Dec. 1993.
31. R. Wisniewski, P. Sweeney, K. Sudeep, M. Hauswirth, E. Duesterwald, C. Cascaval, and R. Azimi. Performance and environment monitoring for whole-system characterization and optimization. In P = AC[2] Conference on Power/Performance Interaction with Architecture, Circuits, and Compilers, pages 1-10, Oct. 2004.
32. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 24-36, June 1995.
33. M. Xu, R. Bodik, and M. Hill. A flight data recorder for enabling full-system multiprocessor deterministic replay. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 122-135, June 2003.
34. Y. Zhong, C. Ding, and K. Kennedy. Reuse distance analysis for scientific programs. In Proceedings of the Workshop on Languages, Compilers, and Runtime-Systems for Scalable Computers, Mar. 2002.
35. Y. Zhong, S. G. Dropsho, and C. Ding. Miss rate prediction across all program inputs. In Proceedings of the 2003 International Conference on Parallel Architectures and Compilation Techniques, pages 79-90, Sept. 2003.