A high current gain Horizontal Current Bipolar Transistor (HCBT) technology for the BiCMOS integration with FinFETs

Proceedings of INDICON 2005: An International Conference of IEEE India Council

Volumn 2005, Issue , 2005, Pages 453-456

  Kumar, M Jagadesh ^a   Nawal, Susheel ^a   Grover, Sachit ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY DELHI   (India)

Author keywords

Bipolar transistor; Current gain; Simulation

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL DEVICES; GAIN CONTROL; INTEGRATED CIRCUIT MANUFACTURE;

CURRENT GAIN; DEVICE CHARACTERISTICS; HORIZONTAL CURRENT BIPOLAR TRANSISTOR (HCBT) TECHNOLOGY;

BIPOLAR TRANSISTORS;

EID: 33244469318     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INDCON.2005.1590211     Document Type: Conference Paper

References (17)

1. S. Konaka, M. Ugajin, and T. Matsuda, "Deep submicrometer super self-aligned Si bipolar technology with 25.4 ps ECL," IEEE Trans. Electron Devices, vol. 43, pp. 44-49, Jan. 1994.
2. Y. Tamaki, T. Shiba, T. Kure, K. Ohyu, and T. Nakamura, "Advanced process device technology for 0.3-_mhigh-performance bipolar LSI's," IEEE Trans. Electron Devices, vol. 39, pp. 1387-1391, June 1992.
3. T. Shiba, Y. Tamaki, T. Onai, Y. Kiyota, T. Kure, K. Ohyu, and T. Nakamura, "A very small bipolar transistor technology with sidewall polycide base electrode for ECL-CMOS LSI's," IEEE Trans. Electron Devices, vol. 43, pp. 1357-1363, Sept. 1996.
4. P. Biljanovic and T. Suligoj, "Horizontal current bipolar transistor (HCBT): a new concept of silicon bipolar transistor technology," IEEE Trans. Electron Devices, Vol.48, pp.2551-2554, Nov. 2001.
5. T. Suligoj, M. Koricic, P. Biljanovic, and K. L. Wang, "Fabrication of horizontal current bipolar transistor (HCBT)," IEEE Trans. Electron Devices, Vol.50, pp. 1645-1651, July 2003.
6. T. Suligoj, P. Biljanovic, J. K. O. Sin and K. L. Wang, "A novel low cost horizontal current bipolar transistor (HCBT) with the reduced parasitics," Proc. Bipolar/BiCMOS Circuits and Technology Meeting , 13-14 Sept. 2004, pp.36-39.
7. T. Suligoj, P. Biljanovic, J. K. O. Sin and K. L. Wang, "A new HCBT with a partially etched collector," IEEE Electron Device Lett., Vol.26, pp.200-202, March 2005.
8. T. Suligoj, J. K. O. Sin and K. L. Wang, "Horizontal Current Bipolar Transistor (HCBT) Process Variations for Future RF BiCMOS Applications," IEEE Trans. Electron Devices, Vol.52, pp.1392-1398, July 2005.
9. M. J. Kumar and V. Parihar, "Surface Accumulation Layer Bipolar Transistor (SALTran): A New Bipolar Transistor for Enhanced Current Gain and Reduced Hot Carrier Degradation," IEEE Trans. Device and Materials Reliability, Vol.4, pp.509-519, Sept. 2004.
10. M. J. Kumar and V. Parihar, "Enhanced Current Gain in SiC Power BJTs using a novel Surface Accumulation Layer Transistor (SALTran) Concept," Microelectronic Engineering, Vol.81, pp.90-95, July 2005.
11. M. J. Kumar and V. Parihar, "Realizing high current gain PNP transistors using a novel Surface Accumulation Layer Transistor (SALTran) concept," IEE Proc. Circuits, Devices and Systems, Vol.152, pp. 178-182, March 2005.
12. M. J. Kumar and V. Parihar, "Enhanced Current Gain in SiC Power BJTs Using Surface Accumulation Layer Transistor (SALTran) Concept," TENCON 2004, IEEE Region 10 Conference, Volume D, Nov. 21-24, 2004, pp. 199-200.
13. M. J. Kumar and P. Singh, "SiGe SALTran: A Superbeta Bipolar Transistor," 12th International Workshop on the Physics of Semiconductor Devices, December 13-17, 2005, New Delhi
14. M. J. Kumar and V. Parihar, A New Surface Accumulation Layer Transistor(SALTran) Concept for Current Gain Enhancement in Bipolar Transistors," Proc. 17th International Conference on VLSI Design, 5-9 January 2004, pp.827-831.
15. M. J. Kumar and V. Parihar, "A Novel High Current Gain Lateral PNP Transistor on SOI for Complimentary Bipolar Technology," 2003 International Semiconductor Device Research Symposium (ISDRS), Washington DC, USA, December 10-12, 2003, pp.268-269.
16. SUPREM4, Technology Modeling Associates, CA, USA, 2000.
17. MEDICI, Technology Modeling Associates, CA, USA, 2000.