A novel low-cost Horizontal Current Bipolar Transistor (HCBT) with the reduced parasitics

Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting

Volumn , Issue , 2004, Pages 36-39

  Suligoj, Tomislav ^a   Biljanovic, Petar ^a   Sin, Johnny K O ^b   Wang, Kang L ^c  

^a UNIVERSITY OF ZAGREB   (Croatia)

^b HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANNEALING; CMOS INTEGRATED CIRCUITS; EPITAXIAL GROWTH; ION IMPLANTATION; MOSFET DEVICES; POLYSILICON; SEMICONDUCTOR DEVICE STRUCTURES; SILICON ON INSULATOR TECHNOLOGY; SILICON WAFERS;

CHANNEL STOPPER; HORIZONTAL CURRENT BIPOLAR TRANSISTORS (HCBT); TRENCH ISOLATION; VERTICAL CURRENT TRANSISTORS;

BIPOLAR TRANSISTORS;

EID: 15544362319     PISSN: 10889299     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. K. Washio, IEDM Tech. Dig., 2003, pp. 113-116.
2. H. Rucker, et al, IEDM Tech. Dig., 2003, pp. 121-124.
3. M. Kumar, et al, IEEE Trans. Electron Devices, vol. 49, pp. 200-202, January 2002.
4. R. Dekker, et al, IEDM Tech.Dig., 1993, pp. 75-78.
5. H. Nii, et al, IEEE Trans. Electron Devices, vol. 47, pp. 1536-1541, July 2000.
6. T. Shino, et al, IEDM Tech.Dig., 1998, pp. 953-956.
7. T. Suligoj, et al, IEEE Trans. On Electron Devices, Vol. 50, pp. 1645-1651, July 2003.
8. T. Suligoj, et al, Int. Semiconductor Device Research Symposium Proc., 2003, pp. 518-519.
9. D. Hisamoto, et al, IEEE Trans. Electron Devices, vol. 47, pp. 2320-2325, December 2000.
10. J.M. Hergenrother, et al, Solid-State Electronics, vol. 46, pp. 939-950, July 2002.