메뉴 건너뛰기




Volumn 53, Issue 2, 2004, Pages 269-278

Enhancing reliability of RTL controller-datapath circuits via invariant-based concurrent test

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMBINATORIAL CIRCUITS; FAILURE ANALYSIS; FAULT TOLERANT COMPUTER SYSTEMS; INVARIANCE; SEQUENTIAL CIRCUITS;

EID: 3142660360     PISSN: 00189529     EISSN: None     Source Type: Journal    
DOI: 10.1109/TR.2004.829175     Document Type: Article
Times cited : (14)

References (19)
  • 3
  • 4
    • 0027840785 scopus 로고
    • Concurrent error detection in nonlinear digital circuits with applications to adaptive filters
    • A. Chatterjee and R. K. Roy, "Concurrent error detection in nonlinear digital circuits with applications to adaptive filters," in International Conference on Computer Design, 1993, pp. 606-609.
    • (1993) International Conference on Computer Design , pp. 606-609
    • Chatterjee, A.1    Roy, R.K.2
  • 7
    • 0033309292 scopus 로고    scopus 로고
    • Finite state machine synthesis with concurrent error detection
    • C. Zeng, N. Saxena, and E. J. McCluskey, "Finite state machine synthesis with concurrent error detection," in International Test Conference, 1999, pp. 672-679.
    • (1999) International Test Conference , pp. 672-679
    • Zeng, C.1    Saxena, N.2    McCluskey, E.J.3
  • 8
    • 0025438849 scopus 로고
    • Hierarchical test generation using pre-computed tests for modules
    • B. T. Murray and J. P. Hayes, "Hierarchical test generation using pre-computed tests for modules," IEEE Transactions on Computer Aided Design, vol. 9, no. 6, pp. 594-603, 1990.
    • (1990) IEEE Transactions on Computer Aided Design , vol.9 , Issue.6 , pp. 594-603
    • Murray, B.T.1    Hayes, J.P.2
  • 10
    • 0032597868 scopus 로고    scopus 로고
    • TRANSPARENT: A system for RTL testability analysis, DFT guidance and hierarchical test generation
    • Y. Makris, J. Collins, A. Orailoglu, and P. Vishakantaiah, "TRANSPARENT: A system for RTL testability analysis, DFT guidance and hierarchical test generation," in Custom Integrated Circuits Conference, 1999, pp. 159-162.
    • (1999) Custom Integrated Circuits Conference , pp. 159-162
    • Makris, Y.1    Collins, J.2    Orailoglu, A.3    Vishakantaiah, P.4
  • 11
    • 0023997329 scopus 로고
    • Test generation for data-path logic: The F-path method
    • S. Freeman, "Test generation for data-path logic: The F-path method," IEEE Journal of Solid-State Circuits, vol. 23, pp. 421-427, 1988.
    • (1988) IEEE Journal of Solid-State Circuits , vol.23 , pp. 421-427
    • Freeman, S.1
  • 12
  • 14
  • 15
    • 0032318129 scopus 로고    scopus 로고
    • DFT guidance through RTL test justification and propagation analysis
    • Y. Makris and A. Orailoglu, "DFT guidance through RTL test justification and propagation analysis," in International Test Conference, 1998, pp. 668-677.
    • (1998) International Test Conference , pp. 668-677
    • Makris, Y.1    Orailoglu, A.2
  • 16
    • 0027072656 scopus 로고
    • HITEC: A test generation package for sequential circuits
    • T. Niermann and J. H. Patel, "HITEC: A test generation package for sequential circuits," in European Conference on Design Automation, 1992, pp. 214-218.
    • (1992) Conference on Design Automation , pp. 214-218
    • Niermann, T.1    Patel, J.H.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.