CMOS technology for MS/RF SoC

IEEE Workshop on Microelectronics and Electron Devices, WMED: IEEE Electron Devices Northwest Regional Meeting

Volumn , Issue , 2004, Pages 24-27

  Diaz, Carlos H ^a  

^a TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC FIELD EFFECTS; ELECTRIC POTENTIAL; ELECTRIC RESISTANCE; INTEGRATED CIRCUITS; LOCAL AREA NETWORKS; NATURAL FREQUENCIES; OPTIMIZATION;

LOW FREQUENCY NOISE; TIME GATES; VOLTAGE-CONTROL OSCILLATORS (VCO);

WIRELESS TELECOMMUNICATION SYSTEMS;

EID: 3042614141     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. C. H. Diaz, D. Tang, Y. C. Sun, "," IEEE Trans on Electron Devices, Vol. 50, No. 3, pp.557-566, March 2003.
2. E. Morifuji, H. S. Momose, T. Ohguro, T. Yoshitomi, H. Kimijima, F. Matsuoka, M. Kinugawa, Y. Katsumata, and H. Iwai, "Future perspective and scaling down roadmap for RF CMOS", IEEE Intl. Symposium on VLSI Technology, pp. 163-164, 1999
3. P. H. Woerlee, M. J. Knitel, R. van Langevelde, D. B. M. Klaassen, L. F. Tiemeijer, A. Scholten, and A. Duijnoven, "RFCMOS Performance Trends," IEEE Trans. On Electron Devices, Vol. 48, No. 8, pp. 1776-1782, August 2001.
4. R. van Langevelde, L. F. Tiemeijer, R. J. Havens, M. J. Knitel, R. F. Roes, P. H. Worlee, D. B. M. Klaassen, "RF-distortion in deep sub-micron CMOS technologies," IEEE Intl. Electron Devices Meeting, pp. 807-810, 2000.
5. R. van Langevelde and F. M. Klaassen, "Accurate Drain Conductance and Modeling for Distortion Analysis in MOSFETs," IEEE Intl. Electron Device Meeting, pp. 313-316, 1997.
6. K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors," IEEE Trans, on Electron Devices, Vol. 37, No. 3, pp. 654-665, March 1990.
7. M. H. Tsai, H. Muto, and T. P. Ma, "Random telegraph signals arising from fast interface states in MOS transistors," Applied Physics Letters, pp. 1691-1693, 1992.
8. H. Kimijima, T. Ohguru, B. Evans, B. Acker, J. Bloom, H. Mabuchi, D. L. Kwong, E. Morifuji, T. Yoshitomi, H. S. Momose, M. Kinugawa, Y. Katsumata, and H. Iwai, "Improvement of 1/f noise by using VHP oxynitride gate insulator for deep sub-micron RF and analog CMOS," IEEE Symposium on VLSI Technology, pp. 119-120, 1999.
9. TSMC Technology Symposium, San Jose CA, April 2002, www.tsmc.com.
10. J. Kucera, "Wideband BiCMOS VCO for GSM/UMTS Direct Conversion Receivers," IEEE Intl. Solid State Circuits Conference, pp. 374-375, 2001.
11. H. P. Tuinhout, A. H. Montree, J. Schmitz, P. A. Stolk, "Effects of gate depletion and boron penetration on matching of deep sub-micron CMOS transistors," IEEE Intl. Electron Devices Meeting, pp. 631-634, 1997.
12. R. van Langevelde, A. J. Scholten, R. Duffy, F. N. Cubaynes, M. J. Knitel, and D. B. M. Klaassen, "Gate current: modeling, DL extraction, and impact on RF performance," IEEE Intl. Electron Devices Meeting, pp. 289-292, 2001.
13. International Technology Roadmap for Semiconductors, SIA 2001.
14. T. H. Lee and S. S. Wong, "CMOS RF integrate circuits at 5 GHz and beyond," Proceedings of the IEEE, pp. 1560-1578, October 2000.
15. C. S. Chang et al., "Extended 0.1 Sum technology for ultra-high-speed and MS/RF applications," IEEE VLSI Technology Symposium, pp. 68-69, 2002.
16. T. Ohguro, K. Kojima, H. S. Momose, S. Nitta, T. Fukuda, T. Enda, and Y. Toyoshima, "Improvement of high resistivity substrate for future mixed analog-digital applications," IEEE VLSI Technology Symposium, pp. 158-159, 2002.
17. H. Samavati, A. Hajimiri, A. Shahami, G. Nasserbakht, and T. H. Lee, "Fractal capacitors," IEEE JSSC, Vol. 33, No. 12, pp. 2035-2041, 1998.
18. H. M. Hsu, J. Y. Chang, J. G. Su, C. C. Tsai, S. C. Wong, C. W. Chen, K. R. Peng, S. P. Ma, C. H. Chen, T. H. Yeh, C. H. Lin, Y. C. Sun, and C. Y. Chang, "A 0.1 Sum foundry RF CMOS technology with 70GHz Ft for single chip system solutions," IEEE International Microwave Symposium, May 2001.
19. M. Pelgrom, H. Tuinhout, and M. Vertregt, "Transistor matching in analog CMOS applications," IEEE Intl. Electron Devices Meeting, pp. 915-918, 1998.