-
1
-
-
0036081971
-
Stress-induced voiding under vias connected to wide Cu metal leads
-
Ogawa E T, McPherson JW, Rosal JA, et al., "Stress-induced Voiding Under Vias Connected to Wide Cu Metal Leads", IRPS, 2002, pp. 312-331
-
(2002)
IRPS
, pp. 312-331
-
-
Ogawa, E.T.1
McPherson, J.W.2
Rosal, J.A.3
-
2
-
-
0037972839
-
Stress-induced voiding and its geometry dependency characterization
-
Doong, K, Wang R, Lin SC, et al., "Stress-Induced Voiding And Its Geometry Dependency Characterization", IRPS 2003, pp. 156-160
-
(2003)
IRPS
, pp. 156-160
-
-
Doong, K.1
Wang, R.2
Lin, S.C.3
-
3
-
-
0038184885
-
Geometrical Aspects of Stress-induced Voiding in Copper Interconnects
-
von Glasow A, Fisher AH, Hierlemann M, Ungar F, "Geometrical Aspects of Stress-Induced Voiding in Copper Interconnects", pp. 161, AMC, 2002
-
(2002)
AMC
, pp. 161
-
-
Von Glasow, A.1
Fisher, A.H.2
Hierlemann, M.3
Ungar, F.4
-
4
-
-
84961734442
-
Effects of dielectric material and line width on thermal stresses of Cu line structures
-
Gan D, Wang G, Ho P, "Effects of Dielectric Material and Line Width on Thermal Stresses of Cu Line Structures", IITC, 2002, pp. 271-273
-
(2002)
IITC
, pp. 271-273
-
-
Gan, D.1
Wang, G.2
Ho, P.3
-
5
-
-
85001136039
-
Characterization of thermal stresses of Cu/Iow-k submicron interconnect structures
-
Rhee S H, Du Y, Ho P, "Characterization of thermal stresses of Cu/Iow-k submicron interconnect structures", IITC, 2001, pp 89-91
-
(2001)
IITC
, pp. 89-91
-
-
Rhee, S.H.1
Du, Y.2
Ho, P.3
-
6
-
-
18544402220
-
Microstructural characterization of inlaid copper interconnect lines
-
Besser P, Zschech E, Blum W, et al, "Microstructural Characterization of Inlaid Copper Interconnect Lines", Journal of Electronic Materials Vol. 30, No. 4, 320, 2001
-
(2001)
Journal of Electronic Materials
, vol.30
, Issue.4
, pp. 320
-
-
Besser, P.1
Zschech, E.2
Blum, W.3
-
7
-
-
0032137584
-
Finite element simulation of a stress history during the manufacturing process of thin film stacks in VLSI structures
-
Lee J, Sauter Mack A, "Finite Element Simulation of a Stress History During the Manufacturing Process Of Thin Film Stacks in VLSI Structures", IEEE Trans Semiconductor Manufacturing, v11, 1998, pp 458-465
-
(1998)
IEEE Trans Semiconductor Manufacturing
, vol.11
, pp. 458-465
-
-
Lee, J.1
Sauter Mack, A.2
-
8
-
-
84955249439
-
The effect of low-k ILD on the electromigration reliability of Cu interconnects with different line lengths
-
Hau-Riege, Marathe A, Pham V, "The Effect of Low-k ILD on The Electromigration Reliability of Cu Interconnects With Different Line Lengths", IRPS Proceedings, 2002, pp. 173-177
-
(2002)
IRPS Proceedings
, pp. 173-177
-
-
Hau-Riege1
Marathe, A.2
Pham, V.3
-
9
-
-
0038035318
-
Stress evolution due to electromigration in confined metal lines
-
Korhonen M. A, Black RD, Li CY, "Stress evolution due to electromigration in confined metal lines", J. Appl Phys. 73, 1993, pp. 3790
-
(1993)
J. Appl Phys.
, vol.73
, pp. 3790
-
-
Korhonen, M.A.1
Black, R.D.2
Li, C.Y.3
-
10
-
-
0000594331
-
Stable state of interconnect under temperature change and electric current
-
Suo Z, "Stable State of Interconnect under Temperature Change and Electric Current", Acta Mater. Vol 46, 1998, pp. 3725-3732
-
(1998)
Acta Mater.
, vol.46
, pp. 3725-3732
-
-
Suo, Z.1
-
11
-
-
0036927884
-
Mechanical stress measurements in damascene copper interconnects and influence on electromigration parameters
-
Reimbold G, Sicardy O, Arnaud L, et al, "Mechanical Stress Measurements in Damascene Copper Interconnects and Influence on Electromigration parameters", IEDM Proceedings, 2002, pp. 745-748
-
(2002)
IEDM Proceedings
, pp. 745-748
-
-
Reimbold, G.1
Sicardy, O.2
Arnaud, L.3
|