Substrate crosstalk analysis in mixed signal CMOS integrated circuits

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2000, Pages 623-629

  Nagata, Makoto ^a   Iwata, Atsushi ^a  

^a HIROSHIMA UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG PERFORMANCE; DIGITAL ACTIVITIES; MACROSCOPIC SUBSTRATES; MIXED SIGNAL IC; MIXED-SIGNAL CMOS INTEGRATED CIRCUITS; SOURCE FOLLOWERS; SUBSTRATE CROSSTALK; VERIFICATION SYSTEMS;

CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; CROSSTALK; PROGRAMMABLE LOGIC CONTROLLERS;

SUBSTRATES;

EID: 2942738334     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/368434.368837     Document Type: Conference Paper

References (27)

1. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits," IEEE J. Solid-State Circuits, Vol. 28, No. 4, pp. 420-430, Apr. 1993. (Pubitemid 23686649)
2. N. K. Verghese, T. J. Schmerbeck, and D. J. Allstot, "Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits," Kluwer Academic Publishers, 1995.
3. K. Joardar, "A Simple Approach to Modeling Cross-Talk in Integrated Circuits," IEEE J. Solid-State Circuits, Vol. 29, No. 10, pp.1212-1219, Oct. 1994.
4. S. Mitra, R. A. Rutenbar, L. R. Carley, and D. J. Allstot, "Substrate-Aware Mixed-Signal Macrocell Placement in WRIGHT," IEEE J. Solid-State Circuits, Vol. 30, No. 3, pp. 269-278, Mar. 1995.
5. N. K. Verghese and D. J. Allstot, "Computer-Aided Design Considerations for Mixed-Signal Coupling in RF Integrated Circuits," IEEE J. Solid-State Circuits, Vol. 33, No. 3, pp. 314-323, Mar. 1998.
6. J. Briaire and K. S. Krisch, "Substrate Injection and Crosstalk in CMOS Circuits," in Proc. IEEE Custom Integrated Circuits Conf., May 1999, pp. 483-486.
7. E. Charbon, P. Miliozzi, L. P. Carloni, A. Ferrari, and A. Sangiovanni-Vincentelli, "Modeling Digital Substrate Noise Injection in Mixed-Signal IC's," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 3, pp. 301-310, Mar. 1999. (Pubitemid 129309590)
8. B. R. Stanisic, N. K. Verghese, R. A. Rutenbar, L. R. Carley, and D. J. Allstot, "Addressing Substrate Coupling in Mixed-Mode IC's: Simulation and Power Distribution Synthesis," IEEE J. Solid-State Circuits, Vol. 29, No. 3, pp. 226-238, Mar. 1994.
9. L. T. Pillage and R. A. Rohler, "Asymptotic Waveform Evaluation for Timing Analysis," IEEE Trans. on Computer-Aided Design, Vol. 9, No. 4, pp. 352-366, Apr. 1993.
10. E. Chiprout and M. S. Nakhla, "Asymptotic Waveform Evaluation and Moment Matching for Interconnect Analysis," Kluwer Academic Publishers, 1994.
11. S. Mitra, R. A. Rutenbar, L. R. Carley, and D. J. Allstot, "A Methodology for Rapid Estimation of Substrate-Coupled Switching Noise," in Proc. IEEE Custom Integrated Circuits Conf., May 1995, pp. 129-132.
12. M. K. Mayes and S. W. Chin, "All Verilog Mixed-Signal Simulator with Analog Behavioral and Noise Models," in Symp. on VLSI Circuits Dig. Tech. Papers, June 1996, pp. 186-187.
13. M. Nagata and A. Iwata, "A Macroscopic Substrate Noise Model for Full Chip Mixed-Signal Design Verification," in Symp. on VLSI Circuits Dig. Tech. Papers, June 1997, pp. 37-38.
14. M. Nagata and A. Iwata, "Substrate Noise Simulation Techniques for Analog-Digital Mixed LSI Design," IEICE Trans. Fundamentals, Vol. E82-A, No. 2, pp. 271-278, Feb. 1999.
15. M. Nagata, Y. Kashima, D. Tamura, T. Morie, and A. Iwata, "Measurements and Analyses of Substrate Noise Waveform in Mixed Signal IC Environment," in Proc. IEEE Custom Integrated Circuits Conf., May 1999, pp. 575-578.
16. K. M. Fukuda, T. Kikuchi, T. Matsuura, and M. Hotta, "Measurement of Digital Noise in Mixed-Signal Integrated Circuits," IEEE J. Solid-State Circuits, Vol. 30, No. 2, pp. 87-92, Feb. 1995.
17. K. M. Fukuda, T. Anbo, T. Tsukada, T. Matsuura, and M. Hotta, "Voltage-Comparator-Based Measurement of Equivalently Sampled Substrate Noise Waveforms in Mixed-Signal Integrated Circuits," IEEE J. Solid-State Circuits, Vol. 31, No. 5, pp. 726-731, May. 1996.
18. T. J. Gabara, W. C. Fischer, J. Harrington, and W. W. Troutman, "Forming Damped LRC Parasitic Circuits in Simultaneously Switched CMOS Output Buffers," IEEE J. Solid-State Circuits, Vol. 32, No. 3, pp. 407-418, Mar. 1997.
19. M. Ingels and M. S. J. Steyaert, "Design Strategies and Decoupling Techniques for Reducing the Effects of Electrical Interference in Mixed-Mode IC's," IEEE J. Solid-State Circuits, Vol. 32, No. 7, pp. 1136-1141, Jul. 1997. (Pubitemid 127580572)
20. P. Larsson, "Power Supply Noise in Future IC's: A Crystal Ball Reading," in Proc. IEEE Custom Integrated Circuits Conf., May 1999, pp. 467-474.
21. T. A. Johnson, R. W. Knepper, V. Marcello, and W. Wang, "Chip Substrate Resistance Modeling Technique for Integrated Circuit Design," IEEE Trans. on Computer-Aided Design, Vol. CAD-3, No. 2, pp. 126-134, Apr. 1984. (Pubitemid 14569857)
22. I. L. Wemple and A. T. Yang, "Integrated Circuit Substrate Coupling Models Based on Voronoi Tessellation," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, pp. 1459-1469, Dec. 1995.
23. N. K. Verghese, D. J. Allstot and M. A. Wolfe, "Verification Techniques for Substrate Coupling and Their Application to Mixed-Signal IC Design," IEEE J. Solid-State Circuits, Vol. 31, No. 3, pp. 354-365, Mar. 1996.
24. E. Charbon, R. Gharpurey, R. G. Meyer, and A. Sangiovanni-Vincentelli, "Substrate Optimization Based on Semi-Analytical Techniques," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 2, pp. 172-190, Feb. 1999.
25. R. Gharpurey and R. G. Meyer, "Modeling and Analysis of Substrate Coupling in Integrated Circuits," IEEE J. Solid-State Circuits, Vol. 31, No. 3, pp. 344-353, Mar. 1996.
26. R. Singh, "A Review of Substrate Coupling Issues and Modeling Strategies," in Proc. IEEE Custom Integrated Circuits Conf., May 1999, pp. 491-498.
27. T. Blalack and B. A. Wooley, "The Effects of Switching Noise on an Oversampling A/D Converter," in ISSCC Dig. Tech. Papers, Feb. 1995, pp. 200-201.