Modeling digital substrate noise injection in mixed-signal 1c's

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 18, Issue 2-3, 1999, Pages 301-310

  Charbon, Edoardo ^a,b,c,d   Miliozzi, Paolo ^a,b,c,d   Carloni, Luca P ^a,b,c,d   Ferrari, Alberto ^a,b,c,d   Sangiovanni Vincentelli, Alberto ^a,b,c,d  

^a CADENCE DESIGN SYSTEMS   (United States)

^b Rockwell Semiconductor Systems   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d PARADES   (Italy)

Author keywords

Floorplanning; High performance; Mismatch; Noise; Parasitics; Placement

Indexed keywords

DIGITAL SUBSTRATE NOISE INJECTION; MIXED SIGNAL INTEGRATED CIRCUITS (IC);

COMPUTATIONAL METHODS; COMPUTER SIMULATION; DIGITAL SIGNAL PROCESSING; RANDOM PROCESSES; SPECTRUM ANALYSIS; SUBSTRATES; VLSI CIRCUITS;

COMPUTER AIDED LOGIC DESIGN;

EID: 0033092662     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.748160     Document Type: Article

References (19)

1. R. Gharpurey and R. G. Meyer, Modeling and analysis of substrat coupling in IC's, in Proc. IEEE Custom-Integrated Circuit Conf., Ma 1995, pp. 125-128.
2. B. R. Stanisic, N. K. Verghese, D. J. Allstot, R. A. Rutenbar, and L. R Carley, Addressing substrate coupling in mixed-mode ICs: Simulatio and power distribution synthesis, IEEE J. Solid-State Circuits, vol. 29 pp. 226-237, Mar. 1994.
3. S. Mitra, R. A. Rutenbar, L. R. Carley, and D. J. Allstot, Substrateaware mixed-signal macro-cell placement in WRIGHT, in Proc. IEE Custom-Integrated Circuit Conf., May 1994, pp. 529-532.
4. P. Miliozzi, L. Carloni, E. Charbon, and A. L. Sangiovanni-Vincentelli SuBWAVE: A methodology for modeling digital substrate noise injection in mixed-signal IC's, in Proc. IEEE Custom-Integrated Circui Conf., May 1996, pp. 385-388.
5. P. Miliozzi, I. Vassiliou, E. Charbon, E. Malavasi, and A. L Sangiovanni-Vincentelli, Use of sensitivities and generalized substrat models in mixed-signal 1C design, in Proc. IEEE/ACM Desig Automation Conf., June 1996, pp. 227-232.
6. C. Hu, VLSI Electronics: Microstructure Science, vol. 18. New York Academic, 1981.
7. Y. Cheng, M. Chan, K. Hui, M. Jeng, Z. Liu, J. Huang, K. Chen, J Chen, R. Tu, P. K. Ko, and C. Hu, BSIM3v3 Manual, Univ. Californi at Berkeley, Berkeley, CA, 1996.
8. M. R. Pinto, C. S. Rafferty, H. R. Yeager, and R. W. Dutton, PISCES IIB, Stanford University, Stanford, CA, 1985.
9. F. Najm, Power estimation techniques for integrated circuits, in Proc IEEE Int. Conf. on Computer Aided Design, Nov. 1995, pp. 492-4199.
10. R. K. Brayton, G. D. Hachtel, and A. L. Sangiovanni-Vincentelli Multilevel logic synthesis, Proc. IEEE, vol. 78, pp. 264-300, Feb 1990.
11. L. Lavagno and A. Sangiovanni-Vincentelli, Algorithms for Synthesi and Testing of Asynchronous Circuits. Amsterdam, The Netherlands Kluwer, 1993.
12. C. W. Gardiner, Handbook of Stochastic Methods for Physics, Chemistry and the Natural Sciences, Springer Series in Synergetics, vol. 13 Berlin, Germany: Springer-Verlag, 1983.
13. W. A. Gardner, Introduction to Random Processes with Applications t Signals & Systems, 2nd ed. New York: McGraw Hill, 1990.
14. H. O. A. Wold, A Study in the Analysis of Stationary Time-Series
15. S. M. Kay, Modern Spectral Estimation: Theory and Application. En glewood Cliffs, NJ: Prentice-Hall, 1988.
16. P. M. Clarkson, Optimal and Adaptive Signal Processing. Boca Raton FL: CRC, 1993.
17. E. M. Sentovich, K. J. Singh, C. Moon, H. Savoj, R. K. Brayton, an A. L. Sangiovanni-Vincentelli, Sequential circuit design using synthesi and optimization, in Proc. IEEE Int. Conf. on Computer Design, Oct 1992, pp. 328-333.
18. C. Sechen, VLSI Placement and Routing Using Simulated Annealing Boston, MA: Kluwer, 1988.
19. J. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, Ptolemy: A framework for simulating and prototyping heterogeneous systems, Int. J. Comput. Simulation, vol. 4, pp. 155-182, Apr. 1994.