Substrate noise simulation techniques for analog-digital mixed LSI design

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E82-A, Issue 2, 1999, Pages 271-277

  Nagata, Makoto ^a   Iwata, Atsushi ^a  

^a HIROSHIMA UNIVERSITY   (Japan)

Author keywords

AE4DC7; Analog digital mixed lsi; Analoglldl; Behavioral modeling; Crosstalk; Macroscopic substrate noise model; Substrate noise

Indexed keywords

ANALOG TO DIGITAL CONVERSION; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; CROSSTALK; DIGITAL INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; LINEAR INTEGRATED CIRCUITS; MATHEMATICAL MODELS;

ANALOG-DIGITAL MIXED LINEAR INTEGRATED CIRCUITS;

LSI CIRCUITS;

EID: 0032633162     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (17)

1. D.K. Su, M.J. Loinaz, S. Masui, and B.A. Woolcy, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol.28, no.4, pp.420-430, April 1993.
2. N.K. Verghese, T.J. Schmerbeck, and D.J. Allstot, "Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits," Klmver Academic Publishers, 1995.
3. T. Tsukada and K.M. Fukuda, "Approaches to reducing digital-noise coupling in CMOS mixed-signal LSIs," IEICE Trans. Fundamentals, vol.E80-A, no.2, pp.263-275, Feb. 1997.
4. M. Ingels and M.S.J. Steyaert, "Design strategies and decoupling techniques for reducing the effects of electrical interference in mixed-mode IC's," IEEE J. Solid-State Circuits, vol.32, no.7, pp.1136-1141, July 1997.
5. K. Joardar, "A simple approarch to modeling cross-talk in integrated circuits," IEEE J. Solid-State Circuits, vol.29, no.10, pp.1212-1219, Oct. 1994.
6. T.A. Johnson, R.W. Knepper, V. Marcello, and W. Wang, "Chip substrate resistance modeling technique for integrated circuit design," IEEE Trans. Comput.-Aided Des. Integrated Circuits & Syst., vol.CAD-3, no.2, pp.126-134, April 1984.
7. B.R. Stanisic, N.K. Verghese, R.A. Rutenbar, L.R. Carley, and D.J. Allstot, "Addressing substrate coupling in mixed-mode IC's: Simulation and power distribution synthesis," IEEE J. Solid-State Circuits, vol.29, no.3, pp.226238, March 1994.
8. I.L. Wemple and A.T. Yang, "Integrated circuit substrate coupling models based on Voronoi tessellation," IEEE Trans. Comput.-Aided Des., pp.1459-1469, Dec. 1995.
9. K.H. Kwan, I.L. Wemple, and A.T. Yang, "Simulation and analysis of substrate coupling in realistically-large mixedA/D circuits," Symp. on VLSI Circuits. Dig. Tech. Papers, pp.184-185, June 1996.
10. R. Gharpurey and R.G. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," IEEE J. SolidState Circuits, vol.31, no.3, pp.344-353, March 1996.
11. N.K. Verghese, D.J. Allstot, and M.A. Wolfe, "Verification techniques for substrate coupling and their application to mixed-signal 1C design," IEEE J. Solid-State Circuits, vol.31, no.3, pp.354-365, March 1996.
12. N.K. Verghese and D.J. Allstot, "Computer-aided design considerations for mixed-signal coupling in RF integrated circuits," IEEE J. Solid-State Circuits, vol.33, no.3, pp.314323, March 1998.
13. M.K. Mayes and S.W. Chin, "All verilog mixed-signal simulator with analog behavioral and noise models," Symp. on VLSI Circuits. Dig. Tech. Papers, pp.186-187, June 1996.
14. M. Nagata and A. Iwata, "A macroscopic substrate noise model for full chip mixed-signal design verification," Symp. on VLSI Circuits Dig. Tech. Papers, pp.37-38, June 1997.
15. T. Blalack and B.A. Wooley, "The effects of switching noise on an oversampling A/D converter," ISSCC Dig. of Tech. Papers, pp.200-201, Feb. 1995.
16. K.M. Fukuda, T. Kikuchi, T. Matsuura, and M. Hotta, "Measurement of digital noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol.30, no.2, pp.8792, Feb. 1995.
17. K.M. Fukuda, T. Anbo, T. Tsukada, T. Matsuura, and M. Hotta, "Voltage-comparator-based measurement of equivalently sampled substrate noise waveforms in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol.31, no.5, pp.726-731, May 1996.