Understanding the energy efficiency of SMT and CMP with multiclustering

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2005, Pages 48-53

  Cong, Jason ^a   Jagannathan, Ashok ^a   Reinman, Glenn ^a   Tamir, Yuval ^a  

^a Department of Civil and Environmental Engineering   (United States)

Author keywords

Chip multiprocessing; Energy efficiency; Simultaneous multithreading

Indexed keywords

CHEMICAL MECHANICAL POLISHING; ENERGY DISSIPATION; ENERGY EFFICIENCY; ENERGY UTILIZATION; PROGRAM PROCESSORS;

CHIP MULTIPROCESSING; LEAKAGE ENERGY; SIMULTANEOUS MULTITHREADING;

SURFACE MOUNT TECHNOLOGY;

EID: 28444439965     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/lpe.2005.195484     Document Type: Conference Paper

References (22)

1. D. Tullsen, S. Eggers, and H. Levy, "Simultaneous Multithreading: Maximizing On-Chip Parallelism," in Proceedings of the 22rd Annual International Symposium on Computer Architecture (ISCA), June 1995.
2. K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson, and K. Chang, "The Case for a Single-Chip Multiprocessor," SIGOPS Oper. Syst. Rev., vol. 30, no. 5, pp. 2-11, 1996.
3. Y. Li, D. Brooks, Z. Hu, K. Skadron, and P. Bose, "Understanding the Energy Efficiency of Simultaneous Multithreading," in Proceedings of the 2004 International Symposium on Low Power Electronics and Design, pp. 44-49, 2004.
4. R. Sasanka, S. V. Adve, Y.-K. Chen, and E. Debes, "The Energy Efficiency of CMP vs. SMT for Multimedia Workloads," in Proceedings of the 18th Annual International Conference on Supercomputing, pp. 196-206, 2004.
5. S. Kaxiras, G. Narlikar, A. D. Berenbaum, and Z. Hu, "Comparing Power Consumption of an SMT and a CMP DSP for Mobile Phone Workloads," in Proceedings of the 2001 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems.
6. Y. Li, K. Skadron, Z. Hu, and D. Brooks, "Performance, Energy, and Thermal Considerations for SMT and CMP Architectures," in Proceedings of the Eleventh IEEE International Symposium on High Performance Computer Architecture (HPCA), 2005.
7. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel, "The Microarchitecture of the Pentium 4 Processor," Intel Technology Journal Q1, 2001.
8. R. Kessler, E. McLellan, and D. Webb, "The Alpha 21264 Microprosessor Architecture," in International Conference on Computer Design, Dec. 1998.
9. V. V. Zyuban and P. M. Kogge, "Inherently Lower-Power High-Performance Superscalar Architectures," IEEE Transactions on Computers, vol. 50, no. 3, pp. 268-285, 2001.
10. F. Latorre, J. Gonzalez, and A. Gonzalez, "Back-end Assignment Schemes For Clustered Multithreaded Processors," in Proceedings of the 18th Annual International Conference on Super computing, pp. 316-325, 2004.
11. R. Canal, J.-M. Parcerisa, and A. Gonzalez, "Dynamic Code Partitioning for Clustered Architectures," Int. J. Parallel Program., vol. 29, no. 1, pp. 59-79, 2001.
12. D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm, "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor," in ISCA '96: Proceedings of the 23rd Annual International Symposium on Computer Architecture, pp. 191-202, 1996.
13. P. Racunas and Y. N. Patt, "Partitioned First-Level Cache Design for Clustered Microarchitectures," in Proceedings of the 17th Annual International Conference on Supercomputing, pp. 22-31, 2003.
14. R. Balasubramonian, S. Dwarkadas, and D. H. Albonesi, "Dynamically Managing the Communication-Parallelism Trade-Off in Future Clustered Processors," in Proceedings of the 30th Annual International Symposium on Computer architecture, pp. 275-287, 2003.
15. A. Snavely and D. M. Tullsen, "Symbiotic Jobscheduling for a Simultaneous Multithreading Processor," in In Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, Nov. 2000.
16. S. Wilton and N. Jouppi, "An Enhanced Access and Cycle Time Model for On-Chip Caches." Compaq WRL TR-93-5, July 1994.
17. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," in 27th Annual International Symposium on Computer Architecture, June 2000.
18. S. Palacharla, N. P. Jouppi, and J. E. Smith, "Complexity-Effective Superscalar Processors," in Proceedings of the 24th Annual International Symposium on Computer Architecture, pp. 206-218, June 1997.
19. J. Cong and D. Z. Pan, "Interconnect Estimation and Planning for Deep Submicron Designs," in DAC '99: Proceedings of the 36th ACM/IEEE Conference on Design Automation, pp. 507-510, 1999.
20. D. C. Burger and T. M. Austin, "The SimpleScalar Tool Set, Version 2.0," Technical Report CS-TR-97-1342, U. of Wisconsin, Madison, June 1997.
21. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically Characterizing Large Scale Program Behavior," in Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 45-57, 2002.
22. T. Karnik, S. Borkar, and V. De, "Sub-90nm Technologies: Challenges and Opportunities for CAD," in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 203-206, 2002.