Gain improvement in operational transconductance amplifiers using Graded-Channel SOI nMOSFETS

Microelectronics Journal

Volumn 37, Issue 1, 2006, Pages 31-37

  Gimenez, Salvador Pinillos ^a,b   Pavanello, Marcelo Antonio ^a,b   Martino, João Antonio ^a,b   Flandre, Denis ^c  

^a CENTRO UNIVERSITÁRIO DA FEI   (Brazil)

^b UNIVERSITY OF SÃO PAULO   (Brazil)

^c UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

Author keywords

Analog circuits; Graded channel SOI nMOSFET; Operational transconductance amplifier; OTA; Silicon on insulator technology

Indexed keywords

BANDWIDTH; COMPUTER SIMULATION; MOSFET DEVICES; SILICON ON INSULATOR TECHNOLOGY; TRANSCONDUCTANCE;

ANALOG CIRCUITS; GRADED-CHANNEL SOI NMOSFET; OPERATIONAL TRANSCONDUCTANCE AMPLIFIER; OTA;

AMPLIFIERS (ELECTRONIC);

EID: 28044432778     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2005.06.010     Document Type: Article

References (19)

1. C.T. Chuang, P.F. Lu, and C.J. Anderson SOI for digital CMOS VLSI: design considerations and advances Proceedings of the IEEE 86 4 1998 689 720
2. R. Kokozinsk, W. Barthel, W. Brockherde, W. Budde, J. Hosticka, G. Zimmer, Microwave wideband in bulk-CMOS and CMOS/SIMOX technologies, in: Proceedings of IEEE ISSCC Conference, San-Francisco, CA, Feb. 1995, pp. 188-189, paper TP 11.2.
3. J.P. Eggermont, D.D. Ceuster, D. Flandre, B. Gentinne, P.G.A. Jespers, and J.P. Colinge Design of SOI CMOS operational amplifiers for applications up to 300 °C IEEE Journal of Solid-State Circuits 31 2 1996
4. D. De Ceuster, D. Flandre, J.P. Colinge, and S. Cristoloveanu Improvement of SOI MOS current-mirror performances using serial-parallel association of transistors Electronics Letters 32 4 1996 278
5. A. Hiroki, S. Odanaka, and A. Hori A high performance 0.1 μm MOSFET with asymmetric channel profile IEDM Technical Digest 1995 p. 439
6. B. Cheng, V. Ramgopal Rao, B. Ikegami, and J.C.S. Woo Realization on 0.1 μm asymmetric channel MOSFET with excellent short-channel performance and reliability Proceedings of ESSDERC 98 1998 p. 520
7. B. Cheng, V. Ramgopal Rao, and J.C.S. Woo Sub-0.18 μm SOI MOSFET using lateral asymmetric channel profile and ge pre-amorphization salicide technology Proceedings of the IEEE International SOI Conference 1998 p. 113
8. M.A. Pavanello, J.A. Martino, V. Dessard, and D. Flandre The graded-channel SOI MOSFET to alleviate the parasitic bipolar effects and improve the output characteristics Ninth International Symposium on Silicon-on-insulator Technology and Devices, 195th Electrochemical Society Meeting, Seattle, USA 1999 pp. 293-298
9. M.A. Pavanello, J.A. Martino, V. Dessard, and D. Flandre Analog performance and application of graded-channel fully depleted SOI MOSFETs Solid-State Electronics 44 2000 1219 1222
10. M.A. Pavanello, J.A. Martino, V. Dessard, and D. Flandre An asymmetric channel SOI nMOSFET for reducing parasitic effects and improving output characteristics Electrochemistry Solid-State Letters 3 1 2000 50 52
11. M.A. Pavanello, J.A. Martino, V. Dessard, and D. Flandre Comparison of analog performance in convencional and graded-channel fully-depleted SOI MOSFETs SBMicro, XV International Conference on Microelectronics and Packing, Manaus, Amazonas, Brazil, September, 2000 2000 pp. 18-24
12. M.A. Pavanello, J.A. Martino, V. Dessard, and D. Flandre Parasitic bipolar effects in graded-channel fully-depleted silicon-on-insulator SBMicro, XV International Conference on Microelectronics and Packing, Manaus, Amazonas, Brazil, September, 2000 2000 pp. 18-24
13. M.A. Pavanello, J.A. Martino, and D. Flandre Comparison of floating-body effects in conventional and graded-channel fully-depleted silicon-on-insulator nMOSFETs Third IEEE International Caracas Conference on Devices, Circuits and Systems (ICCDCS) Technical Digest, Cancun, paper D44 - CD ROM 2000
14. M.A. Pavanello, J.A. Martino, and D. Flandre Analog circuit design using graded-channel silicon-on-insulator nMOSFETs Solid-State Electronics 46 8 2002 1215 1225
15. F. Silveira, D. Flandre, and P.G.A. Jespers A gm/ID Based Methodology for the Design of CMOS Analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA IEEE Journal of Solid-State Circuits 31 9 1996
16. ICAP/4 - Interative Circuit Analysis Program (version 8.0.9) Intusoft, 2001.
17. B. Iniguez, L.F. Ferreira, B. Gentinne, and D. Flandre A physically-based C∞-continuous fully-depleted SOI MOSFET model for analog applications IEEE Transactions on Electron Devices 43 4 1996 (April)
18. M.A. Pavanello, B. Iniguez, J.A. Martino, D. Flandre, Physically-based continuous analytical graded-channel SOI nMOSFET model for analog applications. In: Fourth International Caracas Conference on Devices Circuits and System, 2002, Aruba. Proceedings of the ICCDCS2002, 2002, pp. D030-1-D030-4.
19. D. Flandre, S. Adriaensen, A. Akheyar, A. Crahay, L. Demeûs, P. Delatte, V. Dessard, B. Iniguez, and A. Nève Fully depleted SOI CMOS technology for eterogeneous micropower, high-temperature or RF icrosystems Solid-State Electronics 45 4 2001 541 549 (April)