Synthesis of application-specific heterogeneous multiprocessor architectures using extensible processors

Proceedings of the IEEE International Conference on VLSI Design

Volumn , Issue , 2005, Pages 551-556

  Sun, Fei ^a   Ravi, Srivaths ^b   Raghunathan, Anand ^b   Jha, Niraj K ^a  

^a Princeton University   (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INSTRUCTION SET; MULTIPROCESSSOR ARCHITECTURES; NANOMETER FABRICATION;

ALGORITHMS; BENCHMARKING; COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; FABRICATION; MICROPROCESSOR CHIPS; MULTIPROCESSING PROGRAMS;

MULTIPROCESSING SYSTEMS;

EID: 27944502946     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICVD.2005.155     Document Type: Conference Paper

References (19)

1. MIPS32™M4K™core. MIPS Technologies (http://www.mips.com).
2. ARCtangent™processor. Arc International (http://www.arc.com).
3. Xtensa™microprocessor. Tensilica Inc. (http://www.tensilica.com).
4. A. A. Khan, C. L. McCreary, and M. S. Jones, "A comparison of multiprocessor scheduling heuristics," in Proc. Int. Conf. Parallel Processing, Aug. 1994, pp. 243-250.
5. Y.-K. Kwok and I. Ahmad, "Benchmarking and comparison of the task graph scheduling algorithms," J. Parallel & Distributed Computing, vol. 59, no. 3, pp. 381-422, Dec. 1999.
6. G. De Micheli, R. Ernst, and W. Wolf, Readings in Hard-ware/Software Co-design. Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001.
7. W. Wolf, "A decade of hardware/software codesign," Computer, vol. 36, no. 4, pp. 38-43, Apr. 2003.
8. J. E. Lee, K. Choi, and N. Dutt, "Efficient instruction encoding for automatic instruction set design of configurable ASIPs," in Proc. Int. Conf. Computer-Aided Design, Nov. 2002, pp. 649-654.
9. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, "Synthesis of custom processors based on extensible platforms," in Proc. Int. Conf. Computer-Aided Design, Nov. 2002, pp. 641-648.
10. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, "A scalable application-specific processor synthesis methodology," in Proc. Int. Conf. Computer-Aided Design, Nov. 2003, pp. 283-290.
11. N. Cheung, S. Parameswaran, J. Henkel, and J. Chan, "MINCE: Matching instructions using combinational equivalence for extensible processors," in Proc. Design Automation & Test Europe Conf., Feb. 2004, pp. 1020-1027.
12. K. Atasu, L. Pozzi, and P. Ienne, "Automatic application-specific instruction-set extensions under microarchitectural constraints," in Proc. Design Automation Conf., June 2003, pp. 256-261.
13. N. Clark, H. Z. W. Tang, and S. Mahlke, "Processor acceleration through automated instruction set customization," in Proc. Int. Symp. Microarchitecture, Dec. 2003, pp. 40-47.
14. A. Peymandoust, L. Pozzi, P. Ienne, and G. De Micheli, "Automatic instruction-set extension and utilization for embedded processors," in Proc. Int. Symp. Application-Specific Systems, Architectures, and Processors, June 2003, pp. 108-118.
15. K. S. Vallerio and N. K. Jha, "Task graph extraction for embedded system synthesis," in Proc. Int. Conf. VLSI Design, Jan. 2003, pp. 480-486.
16. M.-Y. Wu and D. D. Gajski, "Hypertool: A programming aid for message-passing systems," IEEE Trans. Parallel & Distrib. Systems, vol. 1, no. 3, pp. 330-343, July 1990.
17. J. Cong, Z. Li, and R. Bagrodia, "Acyclic multi-way partitioning of Boolean networks," in Proc. Design Automation Conf., June 1994, pp. 670-675.
18. C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "Mediabench: A tool for evaluating and synthesizing multimedia and communications systems," in Proc. Int. Symp. Microarchitecture, Dec. 1997, pp. 330-337.
19. R. C. Gonzalez and R. E. Woods, Digital Image Processing, 2nd edition. Addison-Wesley Longman Publishing Co., Inc. Boston, MA, USA, 1992.