MINCE: Matching instructions using combinational equivalence for extensible processor

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2, Issue , 2004, Pages 1020-1025

  Cheung, Newton ^a   Parameswaran, Sri ^a   Henkel, Jörg ^b   Chan, Jeremy ^a  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INSTRUCTION SET PROCESSORS (ASIP); EXTENSIBLE PROCESSORS; MINCE TOOLS; COMBINATIONAL EQUIVALENCE CHECKING; EQUIVALENT CODES; FILTERING ALGORITHM; MEDIABENCH APPLICATIONS; PERFORMANCE GAIN; RELIABLE RESULTS; SIMULATION TIME;

AUTOMATION; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; GRAPH THEORY; HIGH LEVEL LANGUAGES; LOGIC DESIGN; PATTERN MATCHING; PROBLEM SOLVING; COMPUTER PROGRAMMING LANGUAGES; EMBEDDED SYSTEMS; EXHIBITIONS; TOOLS;

PROGRAM PROCESSORS; DESIGN;

EID: 3042558095     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269027     Document Type: Conference Paper

References (29)

1. Arctangent processor. ARC International, (http://www.arc.com).
2. Asip-meister. (http://www.eda-meister.org/asip-meister/).
3. Jazz dsp. Improv Systems Inc. (http://www.improvsys.com).
4. Lexra processor. Lexra Inc. (http://www.lexra.com).
5. Lisatek. CoWare Inc. (http://www.coware.com).
6. Xtensa processor. Tensilica Inc. (http://www.tensilica.com).
7. K. Atasu, L. Pozzi, and P. Lenne. Automatic application-specific instruction-set extensions under microarchitectural constraints. In DAC, 2003.
8. N. Binh, M. Imai, and Y. Takeuchi. A performance maximization algorithm to design asips under the constraint of chip area including ram and rom size. In ASP-DAC, 1998.
9. R. Brayton, G. Hachtel, A. Sangiovanni-Vincentelli, et al. Vis: a system for verification and synthesis. In CAV, 1996.
10. R. B. Bryant. Graph-based algorithms for boolean function maipulation. In IEEE Transactions on Computers, August, 1986.
11. S. Cheng, R. Brayton, G. York, et al. Compiling verilog into timed finite state machines. In Verilog HDL Conference, 1995.
12. N. Cheung, J. Henkel, and S. Parameswaran. Rapid configuration & instruction selection for an asip: A case study. In DATE, 2003.
13. E. Clarke, D. Kroening, and K. Yorav. Behavioral consistency of c and verilog programs using bounded model checking. In DAC, 2003.
14. M. Corazao, M. Khalaf, et al. Instruction set mapping for performance optimization. In ICCAD, 1993.
15. R. Cytron, J. Ferrante, B. Rosen, et al. An efficient method of computing static single assignment form. In TOPLAS, 1989.
16. T. V. K. Gupta, P. Sharma, M. Balakrishnan, and S. Malik. Processor evaluation in an embedded systems design environmen. In VLSI Design, 2000.
17. M. K. Jain, L. Wehmeyer, S. Steinke, P. Marwedel, and M. Bal-akrishnan. Evaluating register file size in asip design. In CODES, 2001.
18. K. Kang and K. Choe. On the automatic generation of instruction selector using bottom-up tree pattern matching, 1995.
19. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communica-tons systems. In International Symposium on Microarchitecture, 1997.
20. J. Lee, K. Choi, and N. Dutt. Efficient instruction encoding for automatic instruction set desifn of configurable asips. In ICCAD, 2002.
21. C. Liem, T. May, and P. Paulin. Instruction-set matching and selection for dsp and asip code generation. In EDAC, 94.
22. J. C. Madre and J. P. Billion. Proving circuit correctness using formal comparison between expected and extracted behaviour. In DAC, 1989.
23. J. C. Madre, O. Coudert, and J. P. Billion. Automating the diagnosis and the rectification of design errors with priam. In ICCAD, 1989.
24. A. Pnueli, M. Siegel, and O. Shtrichman. The code validation tool (cvt) - automatic verification of a compilation process. In Int. Journal of Software Tools for Technology Transfer (STTT), 1998.
25. R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In ICCAD, 1993.
26. L. Semeria, A. Seqwright, et al. Rtl c-based methodology for designing and verifying a multi-threaded processor. In DAC, 2002.
27. J. Shu, T. Wilson, and D. Banerji. Instruction-set matching and ga-based selection for embedded-processor code generation. In VLSI-Design, 1996.
28. M. Stadler, T. Rower, H. Kaeslin, et al. Functional verification of intellectual properties (ip): a simulation-based solution for an application-specific instruction-set processor. In ISSS, 1999.
29. F. Sun, S. Ravi, A. Raghunathan, and N. Jha. Synthesis of custom processors based on extensible platforms. In ICCAD, 2002.