Micro-modem - Reliability solution for NOC communications

11th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2004

Volumn , Issue , 2004, Pages 483-486

  Morgenshtein, Arkadiy ^a   Bolotin, Evgeny ^a   Cidon, Israel ^a   Kolodny, Avinoam ^a   Ginosar, Ran ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION SYSTEMS; DATA PROCESSING; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; RELIABILITY; MODEMS;

MICRO-MODEM; NETWORKS ON CHIP (NOC); SUB-MICRON INTERCONNECT;

MODEMS; NETWORK-ON-CHIP;

DATA COMPONENTS; DATAFLOW; DESIGN AND APPLICATION; IN NETWORKS; MICRO-MODEM; NETWORKS ON CHIPS; ON-CHIP IMPLEMENTATIONS; RELIABILITY IMPROVEMENT; RELIABLE COMMUNICATION; SUB-MICRON INTERCONNECT;

EID: 27644599858     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. ITRS, System-Level Design Challenges, pp. 18-19, 2003.
2. J. Zhang and E.G. Friedman, "Crosstalk Noise Model for Shielded Interconnects in VLSI-based Circuits", IEEE Int. SOC Conference, pp.243-244, 2003.
3. E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny, "QNoC: QoS architecture and design process for Network on Chip", Special issue on Networks on Chip, The J. of Systems Architecture, December, 2003.
4. H.P. Wong, D.J. Frank, P.M. Solomon, C.H.J. Wann, and J.J. Welser, "Nanoscale CMOS", Proc. of the IEEE, vol. 87, no. 4, April, 1999.
5. R. Zimmermann and W. Fichtner, "Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic", IEEE J. of Solid State Circuits, vol. 32, no. 7, p. 1079-90, 1997.
6. G.E. Moore, "No Exponential Is Forever: But "Forever" Can Be Delayed!", Proc. of the ISSCC, pp. 20-23, vol.1, 2003.
7. A. Joshi, J. Davis, "A 2-Slot Time-Division Multiplexing (TDM) Interconnect Network for Gigascale Integration (GSI)", SLIP Conference, pp. 64-68, 2004.
8. P. Gupta, A.B. Kahng, Y. Kim, D. Sylvester, "Investigation of Performance Metrics for Interconnect Stack Architectures", SLIP Conference, pp. 23-29, 2004.
9. P. Bhojwani and R. Mahapatra, "Interfacing Cores with On-chip Packet-Switched Networks", Proc. of the VLSI Design, pp. 382-387, January, 2003.
10. A. Bruce Carlson, "Communication Systems - An Introduction to Signals and noise in Electrical Communication", McGraw-Hill, pp. 1-5, 1986.
11. C.K. Yang and M.A. Horowitz, "A 0.8-μm CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links", IEEE J. of Solid-State Circuits, vol. 31, no.12, pp. 2015-2023, 1996.
12. D. Friedman, m. Meghelli, B. Parker, J. Yang, H. Ainspan, and M. Soyuer, "A Single-Chip 12.5Gbaud Tranciever for Serial Data Communication", IEEE Symposium on VLSI Circuits, pp. 145-148, June, 2001.
13. D.E. Muller and W.S. Bartky, "A Theory of Asynchronous Circuits," Proc. Int. Symp. on the Theory of Switching, Harvard University Press, pp. 204-243, April, 1959.