Contents management in first-level multibanked data caches

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3149, Issue , 2004, Pages 516-524

  Torres, E F ^a   Ibanez P ^a   Vinals V ^a   Llaberia J M ^b  

^a UNIVERSITY OF ZARAGOZA   (Spain)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ECONOMIC AND SOCIAL EFFECTS; INTEGRATED CIRCUIT DESIGN;

CURRENT DATA; DATA DISTRIBUTION; DESIGN POINTS; DESIGN SPACES; DETAILED MODELING; HIGH PERFORMANCE PROCESSORS; MULTIBANKED DATA CACHES; PIPELINED PROCESSOR;

PIPELINE PROCESSING SYSTEMS;

EID: 27544492841     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-27866-5_68     Document Type: Article

References (13)

1. V. Agarwal et al.: Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures. Proc. of 27th ISCA (2000) 248-259.
2. B.C. Burger and T.M. Austin: The SimpleScalar Tool Set, Version 2.0. UW Madison Computer Science Technical Report #1342 (1997).
3. D. Limaye, R. Rakvic, and J.P. Shen: Parallel Cachelets. Proc. 19th ICCD 284-292. Sept. 2001.
4. S. Cho, P. Yew, and G. Lee: A High-Bandwidth Memory Pipeline for Wide Issue Processors. IEEE Trans, on Computers, vol. 50, no. 7 (2001) 709-723.
5. R.E. Kessler, E.J. MacLellan, and D.A. Webb: The Alpha 21264 Microprocessor Architecture. Proc. of ICCD'98 90-95. Oct. 1998.
6. P. Michaud, A. Seznec, and R. Uhlig: Trading Conflict and Capacity Aliasing in Conditional Branch Predictors. Proc. of 24th ISCA (1997) 292-303.
7. S. Naffziger et al.: The implementation of the Itanium 2 Microprocessor. IEEE J. Solid State Circuits, vol. 37, no. 11 (2002) 1448-1460.
8. H. Neefs, H. Vandierendonck, and K. De Bosschere: A Technique for High Bandwidth and- Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks. Proc. of 6th HPCA (2000) 313-324.
9. C. Racunas and Y.N. Patt: Partitioned First-Level Cache Design for Clustered Microarchitectures. Proc. of 17th ICS 22-31. June 2003.
10. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder: Automatically Characterizing Large Scale Program Behaviour. Proc. of ASPLOS (2002).
11. G.S.-Sohi and M. Franklin: High-Bandwidth Memory Systems for Superscalar Processors. Proc. 4th ASPLOS (1991) 53-62.
12. E. Torres, P.E. Ibañez, V. Viñals, and J.M. Llabería: Counteracting Bank Mispredictions in Sliced First-Level Caches. 9th EuroPar, LNCS 2790 586-596, Sept. 2003.
13. A. Yoaz, E. Mattan, R. Ronen, and S. Jourdan.: Speculation Techniques for Improving Load Related Instruction Scheduling. Proc. of 26th ISCA (1999) 42-53.