SCOPUS 정보 검색 플랫폼 - 논문 보기

메뉴 건너뛰기

Proceedings of the International Workshop on Rapid System Prototyping

Volumn , Issue , 2005, Pages 77-83

Straight method for reallocation of complex cores by dynamic reconfiguration in Virtex II FPGAs

(4) Krasteva, Yana E a Jimeno, Ana B a De La Torre, Eduardo a Riesgo, Teresa a

a UNIVERSIDAD POLITÉCNICA DE MADRID (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPLEX CORES; CORE GENERATION; LOGIC CELLS; SLOT BASED ARCHITECTURE;

BLOCK CODES; ELECTRON MULTIPLIERS; EMBEDDED SYSTEMS; INTEGRATED CIRCUIT LAYOUT; RANDOM ACCESS STORAGE;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 26444544607 PISSN: 10746005 EISSN: None Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper

Times cited : (24)

References (19)

1
- 0031249757
- Introducing core-based system design
- IEEE
- Rajesh K. Gupta and Yervant Zoria: Introducing Core-Based System Design. In Design & Test of Computers, IEEE, Volume: 14, Issue: 4, 1997, pp.15 - 25.
- (1997) Design & Test of Computers , vol.14 , Issue.4 , pp. 15-25
- Gupta, R.K.¹ Zoria, Y.²

2
- 4944220812
- Xilinx app. note: Two flows for partial reconfiguration: Module based or small bit manipulations
- May
- Davin Lim and Mike Peattie, Xilinx app. note: Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations. XAPP290, May 2002.
- (2002) XAPP290
- Lim, D.¹ Peattie, M.²

3
- 12444336512
- JBits: A Java-based interface to FPGA
- nd Annual Military and Aerospace Applications of Programmable Devices and Technology Conference (MAPLD), 2000.
- (2000) nd Annual Military and Aerospace Applications of Programmable Devices and Technology Conference (MAPLD)
- Guccione, S.A.¹ Levi, D.²

4
- 84949795228
- Automated extraction of run-time parameterisable cores from programmable deice configurations
- Napa. California, IEEE
- th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'00), Napa. California, IEEE 2000, pp. 153-161.
- (2000) th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'00) , pp. 153-161
- James-Roxby, P.¹ Guccione, S.A.²

5
- 79955155845
- Partially reconfigurable cores for xilinx virtex
- Montpellier, France, Springer ISBN 3-540-44108-5
- Matthias Dyer; Chirstian Plessl and Marko Platzner. Partially Reconfigurable Cores for Xilinx Virtex. Proceedings of Field-Programmable Logic and Applications (FPL'02), Montpellier, France, Springer 2002 ISBN 3-540-44108-5, pp 292-301.
- (2002) Proceedings of Field-Programmable Logic and Applications (FPL'02) , pp. 292-301
- Dyer, M.¹ Plessl, C.² Platzner, M.³

6
- 84966573925
- JPG - A partial bitstream generation tool to support partial reconfiguration in virtex FPGA
- Florida, USA, IEEE
- Anup Kumar Raghavam and Peter Suttom: JPG - A Partial Bitstream Generation Tool to Support Partial Reconfiguration in Virtex FPGA. Proceedings of Parallel and Distributed Processing Symposium (IPDPS'02), Florida, USA, IEEE 2002, pp. 155-160.
- (2002) Proceedings of Parallel and Distributed Processing Symposium (IPDPS'02) , pp. 155-160
- Raghavam, A.K.¹ Suttom, P.²

7
- 84947230998
- Remote and partial reconfiguration of FPGAs: Tools and trends
- Nice, France, IEEE
- th Parallel and Distributed Processing Symposium (IPDPS'03), Nice, France, IEEE 2003, 8 pp.
- (2003) th Parallel and Distributed Processing Symposium (IPDPS'03)
- Mesquita, D.¹ Moraes, F.² Palma, J.³ Moller, L.⁴ Calazans, N.⁵

8
- 33646414546
- JHDLBits: The merging of two worlds
- Leuven, Belgium, Springer ISBN 3-540-22989-2
- th Field-Programmable Logic and Applications (FPL'04), Leuven, Belgium, Springer 2004 ISBN 3-540-22989-2, pp. 414 -423.
- (2004) th Field-Programmable Logic and Applications (FPL'04) , pp. 414-423
- Poetter, A.¹ Hunter, J.² Patterson, C.³ Athanas, P.⁴ Nelson, B.⁵ Steiner, N.⁶

9
- 35248823220
- A self-reconfiguring platform
- Lisbon, Portugal, Springer ISBN 3-540-40822-3
- th Field-Programmable Logic and Applications (FPL'03), Lisbon, Portugal, Springer 2003 ISBN 3-540-40822-3, pp. 565-574.
- (2003) th Field-Programmable Logic and Applications (FPL'03) , pp. 565-574
- Blodget, B.¹ James-Roxby, P.² Keller, E.³ McMillan, S.⁴ Sundararajam, P.⁵

10
- 84873537865
- Virtex series configuration architecture user guide
- XAPP 151 v1.6: Xilinx inc. March
- Xilinx application notes, XAPP 151 v1.6: Virtex Series Configuration Architecture User Guide. Xilinx inc. March 2003.
- (2003) Xilinx Application Notes

11
- 79955142108
- Using PARBIT to implement partial run-time reconfiguration system
- Montpellier, France, Springer ISBN 3-540-44108-5
- th Field-Programmable Logic and Applications (FPL'02), Montpellier, France, Springer 2002 ISBN 3-540-44108-5, pp.182-191.
- (2002) th Field-Programmable Logic and Applications (FPL'02) , pp. 182-191
- Horta, E.L.¹ Lockwood, K.W.² Kofuji, S.I.³

12
- 84947928278
- Automated method to generate bitstream intellectual property cores for virtex FPGAs
- Leuven, Belgium, Springer ISBN 3-540-22989-2
- th Field-Programmable Logic and Applications (FPL'04), Leuven, Belgium, Springer 2004 ISBN 3-540-22989-2, pp. 975-979.
- (2004) th Field-Programmable Logic and Applications (FPL'04) , pp. 975-979
- Horta, E.L.¹ Lockwood, J.W.²

13
- 26444530204
- Xilinx inc. February
- Xilinx User Guide: Virtex 11 Platform User Guide, v1.7, Xilinx inc. February 2004.
- (2004) Xilinx User Guide: Virtex 11 Platform User Guide, V1.7

14
- 84965136217
- Core communication interface for FPG As
- Porto Alegre, Brasil, IEEE
- th Symp. on Integrated Circuits and Systems Design (SBCCI'02), Porto Alegre, Brasil, IEEE 2002, pp. 183-188.
- (2002) th Symp. on Integrated Circuits and Systems Design (SBCCI'02) , pp. 183-188
- Palma, J.C.¹ De Mello, A.V.² Moller, L.³ Moraes, F.⁴ Calazans, N.⁵

15
- 0036054393
- Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
- New Orleans, Louisiana, USA, IEEE
- th Design Automation Conference (DAC'02), New Orleans, Louisiana, USA, IEEE 2002, pp. 343-348.
- (2002) th Design Automation Conference (DAC'02) , pp. 343-348
- Horta, E.L.¹ Lockwood, J.W.² Taylor, D.E.³ Parlour, D.⁴

16
- 34548343396
- A versatile framework for FPGAs field updates: An application of partial self-reconfiguration
- San Diego, CA, IEEE
- th IEEE International Workshop on Rapid System Prototyping (RSP'03), San Diego, CA, IEEE 2003, pp. 117-123.
- (2003) th IEEE International Workshop on Rapid System Prototyping (RSP'03) , pp. 117-123
- Ryan, J.¹ Harper, S.J.² Athanas, P.M.³

17
- 12444257474
- An FPGA run-time system for dynamical on-demand reconfiguration
- Santa Fe, New Mexico, IEEE
- th Intl. Parallel and Distributed Processing Symposium (IPDPS'04), Santa Fe, New Mexico, IEEE 2004, pp. 135-142.
- (2004) th Intl. Parallel and Distributed Processing Symposium (IPDPS'04) , pp. 135-142
- Ullmann, M.¹ Hübner, M.² Grimm, B.³ Becker, J.⁴

18
- 84947926905
- A runtime environment for reconfigurable hardware operating system
- Leuven, Belgium, Springer ISBN 3-540-22989-2
- th Field-Programmable Logic and Applications (FPL'04), Leuven, Belgium, Springer 2004 ISBN 3-540-22989-2, pp. 831-835.
- (2004) th Field-Programmable Logic and Applications (FPL'04) , pp. 831-835
- Walder, H.¹ Platzner, M.²

19
- 84861256386
- http://project.archetypon.com/enamorado/

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.