메뉴 건너뛰기




Volumn 3203, Issue , 2004, Pages 831-835

A runtime environment for reconfigurable hardware operating systems

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; RECONFIGURABLE ARCHITECTURES;

EID: 84947926905     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: None     Document Type: Conference Paper
Times cited : (42)

References (8)
  • 3
    • 0033891806 scopus 로고    scopus 로고
    • Fast Template Placement for Reconfigurable Computing Systems
    • Kiarash Bazargan, Ryan Kastner, and Majid Sarrafzadeh. Fast Template Placement for Reconfigurable Computing Systems. In IEEE Design and Test of Computers, volume 17, pages 68–83, 2000.
    • (2000) IEEE Design and Test of Computers , vol.17 , pp. 68-83
    • Bazargan, K.1    Kastner, R.2    Sarrafzadeh, M.3
  • 4
    • 84893789292 scopus 로고    scopus 로고
    • Online Scheduling for Block-partitioned Reconfigurable Devices
    • IEEE Computer Society, March
    • Herbert Walder and Marco Platzner. Online Scheduling for Block-partitioned Reconfigurable Devices. In Proceedings of Design, Automation and Test in Europe (DATE), pages 290–295. IEEE Computer Society, March 2003.
    • (2003) Proceedings of Design, Automation and Test in Europe (DATE) , pp. 290-295
    • Walder, H.1    Platzner, M.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.