Remote and partial reconfiguration of FPGAs: Tools and trends

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003

Volumn , Issue , 2003, Pages

  Mesquita, Daniel ^a   Moraes, Fernando ^b   Palma, José ^b   Möller, Leandro ^b   Calazans, Ney ^b  

^a LIRMM   (France)

^b PONTIFICAL CATHOLIC UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL DEVICES; DISTRIBUTED PARAMETER NETWORKS; RECONFIGURABLE HARDWARE;

BUILDING PRINCIPLES; FPGA DEVICES; INTERNAL ARCHITECTURE; PARTIAL RECONFIGURATION; PROBLEMS AND SOLUTIONS; RECONFIGURABLE SYSTEMS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84947230998     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2003.1213326     Document Type: Conference Paper

References (26)

1. Hartenstein, R. A decade of reconfigurable computing: A visionary retrospective. In: Design, Automation and Test in Europe, pp. 642-649, 2001.
2. ATMEL. Field Programmable System Level Integrated Circuits (FPSLIC) (Aug. 2002). http://www. atmel. com/atmel/products/prod39. htm
3. XILINX. Virtex series configuration architecture user guide. Application Note nb. 151, http://www. xilinx. com/xapp/xapp151. pdf (March 2000)
4. Page, I. Reconfigurable processor architectures. Elsevier Microprocessors & Microsystems, v. 20, p. 185-196, 1996.
5. Vuillemin, J. E. ; et al. Programmable active memories: reconfigurable systems come of age. IEEE Transactions on VLSI Systems, vol 4(1), pp. 56-69, 1996.
6. Athanas, P. ; Silverman, H. F. Processor reconfiguration through instruction-set metamorphosis. Computer, vol 26(3), pp. 11-18, 1993.
7. Gokhale, M. SPLASH, A Reconfigurable Linear Logic Array. In: International Conference on Parallel Processing. pp. 219-314, 1990.
8. Lewis, D. M. ; Galloway, D. R. ; Van Ierssel, M. ; Rose, J. ; Chow, P. The Transmogrifier-2: A 1 million gate rapidprototyping system. IEEE Transactions on VLSI Systems, vol 6(2), pp 188-198, 1998.
9. Dubois, M. ; Jaeheon Jeong; Yong Ho Song; Moga, A. Rapid hardware prototyping on RPM-2. IEEE Design & Test of Computers, vol 15(3), pp. 112-118, 1998.
10. Sanchez, E. ; et al. Static and dynamic configurable systems. IEEE Transactions on Computers, vol 48(6), pp. 556-564, 1999.
11. SIDSA. FIPSOC mixed signal system-on-chip. http://www. sidsa. com/FIPSOC/fipsoc. html (Aug. 2002).
12. Perissakis, S. ; Joo, Y. ; Ahn, J. ; Dellon, A. ; Wawraynek, J. Embedded DRAM for a reconfigurable array. In: Symposium on VLSI Circuits, pp. 145-148, 1999.
13. Callahan, T. J. ; Hauser, J. R. ; Wawrzynek, J. The Garp architecture and C compiler. Computer, vol. 33(4), pp. 62-69, 2000.
14. Waingold, E. ; et al. Baring it all to software: Raw machines. Computer, vol. 30(9), pp. 86-93, 1997.
15. DeHon, A. DPGA-coupled microprocessors: commodity ICs for the early 21st Century. In: FPGAS for Custom Computing Machines, pp. 31-39, 1994.
16. Wirthlin, M. ; Hutchings, B. DISC: The dynamic instruction set computer. In: Proceedings of the SPIE-FPGA for Fast Board Development and Reconfigurable Computing, pp. 92-103, 1995.
17. Goldstein, S. C. ; et al. PipeRench: A reconfigurable architecture and compiler. Computer, vol 33(4), pp. 70-77, 2000.
18. Sassatelli, G. ; et al. Highly scalable dynamically reconfigurable systolic ring-architecture for DSP applications. In: DATE, pp. 553-558, 2002.
19. Caspi, E. ; et al. Stream Computations Organized for Reconfigurable Execution (SCORE): Introduction and Tutorial. In: Field Programmable Logic and Applications (FPL'2000), Villach, Austria. pp 605-614. 2000
20. Luk, W. ; Mckeever, S. Pebble: A language for parameterized and reconfigurable hardware design. In: Field Programmable Logic and Applications (FPL'1998), pp 9-18, 1998.
21. James-Roxby, P. ; Guccione, S. A. Automated extraction of run-time parameterisable cores from programmable device configurations. In: Field-Programmable Custom Computing Machines, pp. 153-161, 2000.
22. XILINX. The Jbits 2. 8 SDK for Virtex. ftp://customer:xilinx@ftp. xilinx. com/download/JBits2-8. e xe (Sept. 2001).
23. Dyer, M. ; Plessl, C. ; Platzner Marco. Partially Reconfigurable Cores for Xilinx Virtex. In: Field Programmable Logic and Applications (FPL'2002), pp 292-301, 2002.
24. XILINX. Two Flows for Partial Reconfiguration: Core Based or Small Bit Manipulations. Application Note nb. 290. http://www. xilinx. com/xapp/xapp290. pdf (May 2002).
25. Horta, E. L. ; Locwood, J. W. ; Kofuji, S. T. Using PARBIT to implement Partial Run-time Reconfigurable Systems. In: Field Programmable Logic and Applications (FPL'2002), pp 182-191, 2002.
26. XILINX. Virtex II-Pro Platform FPGA Complete DataSheet. Application Note nb. 083 http://direct. xilinx. com/bvdocs/publications/ds083. pdf. (January 2003).