Automated method to generate bitstream intellectual property cores for virtex FPGAs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3203, Issue , 2004, Pages 975-979

  Horta, Edson L ^a   Lockwood, John W ^b  

^a UNIVERSITY OF SÃO PAULO   (Brazil)

^b UNIVERSITY OF WASHINGTON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY SEQUENCES; INTELLECTUAL PROPERTY; INTELLECTUAL PROPERTY CORE;

AUTOMATED METHODS; BIT STREAM; BITSTREAMS; MODULAR COMPONENTS; STANDARD TOOLS; VIRTEX FPGAS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84947928278     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30117-2_110     Document Type: Conference Paper

References (10)

1. VSIA: VSI Alliance Architecture Document. VSI Alliance, Online http://www.-vsi.org/resources/techdocs/vsi-or.pdf (1997)
2. Kalte, H., Porrmann, M., Rückert, U.: A Prototyping Platform for Dynamically Reconfigurable System on Chip Designs. In: IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), Hamburg, Germany (2002)
3. Lockwood, J.W.: An open platform for development of network processing modules in reprogrammable hardware. In: IEC DesignCon’01, Santa Clara, CA (2001) WB– 19
4. Lockwood, J.W., Turner, J.S., Taylor, D.E.: Field programmable port extender (FPX) for distributed routing and queuing. In: ACM International Symposium on Field Programmable Gate Arrays (FPGA’2000), Monterey, CA, USA (2000) 137–144
5. Blodget, B., James-Roxby, P., Kelle, E., McMillan, S., Sundararajan, P.: A selfreconfiguring platform. In: Field-Programmable Logic and Applications/The Roadmap to Reconfigurable Computing (FPL’2003), Lisbon, Portugal (2003) 565–574
6. Horta, E., Lockwood, J.W.: PARBIT: a tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (FPGAs). Technical Report WUCS-01-13,Washington University in Saint Louis, Department of Computer Science (July 6, 2001)
7. Horta, E.L., Lockwood, J.W., Taylor, D.E., Parlour, D.: Using PARBIT to implement Partial Run-Time Reconfigurable Systems. In: 12th International Conference on Field Programmable Logic and Applications, Montpellier, France (2002)
8. Xilinx, I.: Foundation series user guide. http://toolbox.xilinx.com/docsan/xilinx6/pdf/docs/fsu/fsu.pdf (2004)
9. Horta, E.L., Lockwood, J.W., Taylor, D.E., Parlour, D.: Dynamic hardware plugins in an FPGA with partial run-time reconfiguration. In: Design Automation Conference (DAC), New Orleans, LA (2002)
10. Lim, D., Peattie, M.: Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations. Xilinx XAPP290 (2002)