Integrating superscalar processor components to implement register caching

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2001, Pages 348-357

  Postiff, M ^a   Greene, D ^a   Raasch, S ^a   Mudge, T ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; DATA STRUCTURES; DIGITAL STORAGE; FORMAL LOGIC; MULTITASKING; PROGRAM COMPILERS;

REGISTER CACHING;

SHIFT REGISTERS;

EID: 0034825814     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/377792.377859     Document Type: Conference Paper

References (22)

1. Multiple-banked register file architectures
2. Virtual registers
3. Virtual-physical registers
4. Linley Gwenapp. Digital 21264 sets new standard
5. Software-directed register deallocation for simultaneous multithreaded processors
6. Exploiting short-lived variables in superscalar processors
7. Exploiting dead value information
8. Delaying physical register allocation through virtual-physical registers
9. Register renaming and dynamic speculation: An alternative approach
10. RISC I: A reduced instruction set VLSI computer
11. The MIRV simplescalar/PISA compiler
12. Exploiting large register files in general purpose code
13. The design space of register renaming techniques
14. Hierarchical registers for scientific computers
15. The MIPS R10000 superscalar microprocessor
16. Caching processor general registers
17. Caching processor general registers