Integrated phased array systems in silicon

Proceedings of the IEEE

Volumn 93, Issue 9, 2005, Pages 1637-1654

  Hajimiri, Ali ^a   Hashemi, Hossein ^b   Natarajan, Arun ^a   Guan, Xiang ^a   Komijani, Abbas ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^b UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

Beam forming; CMOS; Frequency generation; Low noise amplifiers (LNAs); Phase shifting; Phased arrays; Power amplifier; Radar; Receivers; SiGe; Silicon; Transmitters; Wireless communications

Indexed keywords

ARRAYS; CMOS INTEGRATED CIRCUITS; ELECTRIC BREAKDOWN; HETEROJUNCTION BIPOLAR TRANSISTORS; MICROWAVES; MILLIMETER WAVES; MOSFET DEVICES; NATURAL FREQUENCIES; PHASE SHIFT; POWER AMPLIFIERS; RADAR; SIGNAL RECEIVERS; SILICON; TRANSMITTERS;

BEAM FORMING; CMOS; FREQUENCY GENERATION; PHASE SHIFTING; PHASED ARRAYS; SIGE; WIRELESS COMMUNICATIONS;

SILICON ON INSULATOR TECHNOLOGY;

EID: 24944493137     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2005.852231     Document Type: Conference Paper

References (31)

1. G. E. Moore, "Cramming more components onto integrated circuits," Electronics, vol. 38, no. 8, pp. 114-117, Apr. 1965.
2. E. O. Johnson, "Physical limitations on frequency and power parameters of transistors," RCA Rev., vol. 26, pp. 163-163, 1965.
3. T in a manufacturable technology," IEEE Electron Device Lett., vol. 23, no. 5, pp. 258-260, 2002.
4. T. Hashimoto et al., "Direction to improve SiGe BiCMOS technology featuring 200-GHz SiGe HBT and 80-nm gate CMOS," in Int. Electron Device Meeting Tech. Dig., 2003, pp. 129-132.
5. max of 300 GHz," in IEEE Radio Frequency Integrated Circuits Symp. Dig. Papers, 2004, pp. 395-398.
6. A. Hajimiri, "Distributed integrated circuits: An alternative approach to high-frequency design," IEEE Commun. Mag., vol. 40, no. 2, pp. 168-173, Feb. 2002.
7. "Federal Communications Commission,", FCC 02-04, Section XV.515.15.521.
8. X. Guan, H. Hashemi, and A. Hajimiri, "A fully integrated 24-GHz eight-element phased-array receiver in silicon," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2311-2320, Dec. 2004.
9. A. Natarajan, A. Komijani, and A. Hajimiri, "A 24 GHz phased-array transmitter in 0.18 m CMOS," in ISSCC Dig. Tech. Papers, vol. 48, 2005, pp. 212-213.
10. W. H. V. Aulock, "Properties of phased arrays," Proc. IRE, vol. 48, pp. 1715-1728, Oct. 1960.
11. R. C. Hansen, Ed., Significant Phased Array Papers. Norwood, MA: Artech House, 1973.
12. R. S. Elliott, Antenna Theory and Design. Englewood Cliffs, NJ: Prentice-Hall, 1981.
13. The RF and Microwave Handbook, Session 6.9, M. Golio, Ed., CRC, Boca Raton, FL, 2000.
14. D. Parker and D. C. Zimmermann, "Phased arrays - Part I: Theory and architectures," IEEE Trans. Microw. Theory Tech., vol. 50, no. 3, pp. 678-687, Mar. 2002.
15. _, "Phased arrays - Part II: Implementations, applications, and future trends," IEEE Trans. Microw. Theory Tech., vol. 50, no. 3, pp. 688-698, Mar. 2002.
16. B. Kane, L. Geis, M. Wyatt, D. Copeland, and J. Mogensen, "Smart phased array SoCs: A novel application for advanced SiGe HBT BiCMOS technology," Proc. IEEE, to be published.
17. "IRE standards on electron tubes: Definition of terms," Proc. IRE, vol. 45, pp. 983-1010, Jul. 1957.
18. A. Hajimiri, A. Komijani, A. Natarajan, X. Guan, and H. Hashemi, "Phased array systems in silicon," IEEE Commun. Mag., vol. 42, no. 8, pp. 122-130, Aug. 2004.
19. H. Hashemi, X. Guan, A. Komijani, and A. Hajimiri, "A 24-GHz SiGe phased-array receiver - LO phase shifting approach," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 614-626, Feb. 2005.
20. H. Zarei and D. J. Allstot, "A low-loss phase shifter in 180 nm CMOS for multiple-antenna receivers," in ISSCC Dig. Tech. Papers, vol. 1, 2004, pp. 392-392.
21. G. Schuppener, T. Harada, and Y. Li, "A 23-GHz low-noise amplifier in SiGe heterojunction bipolar technology," in IEEE Radio Frequency Integrated Circuits Symp. Dig. Papers, 2001, pp. 177-180.
22. X. Guan and A. Hajimiri, "A 24-GHz CMOS front-end," IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 368-373, Feb. 2003.
23. F. Ellinger, "26-42 GHz SOI CMOS low noise amplifier," IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 522-528, Mar. 2004.
24. S. Reynolds, B. Floyd, U. Pfeiffer, and T. Zwick, "60 GHz transceiver circuits in SiGe bipolar technology," in ISSCC Dig. Tech. Papers, vol. 47, 2004, pp. 442-443.
25. tmax) HBT and ASIC-compatible CMOS using copper interconnect," in Proc. BCTM, 2001, pp. 143-146.
26. S. P. Voinigescu, "A scalable high frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design," in IEEE Proc. Bipolar Circuits and Technology Meeting, 1996, pp. 61-64.
27. IE3D Electromagnetic Simulation User Manual, 2001.
28. A. Komijani and A. Hajimiri, "A 24 GHz, +14.5 dBm fully-integrated power amplifier in 0.18 m CMOS," in Proc. IEEE 2004 Custom Integrated Circuit Conf., pp. 561-564.
29. T. S. D. Cheung et al., "On-chip interconnect for mm-wave applications using an all-copper technology and wavelength reduction," in ISSCC Dig. Tech. Papers, vol. 46, 2003, pp. 396-397.
30. J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase-frequency detector," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 13-21, Jan. 2003.
31. J. Cranincks and M. Steyaert, Wireless CMOS Frequency Synthesizer Design. Norwell, MA: Kluwer, 1998.