A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 1, 2003, Pages 13-21

  Savoj, Jafar ^a   Razavi, Behzad ^b  

^a MARVELL SEMICONDUCTOR INC   (United States)

^b University of California   (United States)

Author keywords

Bang bang phase detector; Clock and data recovery; Frequency detector; Ring oscillator; Voltage controlled oscillator (VCO)

Indexed keywords

BIT ERROR RATE; CMOS INTEGRATED CIRCUITS; ELECTRIC CONVERTERS; JITTER; LOW PASS FILTERS; TIMING CIRCUITS; VARIABLE FREQUENCY OSCILLATORS;

BANG-BANG PHASE DETECTOR; CLOCK AND DATA RECOVERY CIRCUIT; HALF-RATE PHASE FREQUENCY DETECTOR; RING OSCILLATORS;

CORRELATION DETECTORS;

EID: 0037248735     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.806284     Document Type: Article

References (18)

1. J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector," IEEE J. Solid-State Circuits, vol. 36, pp. 761-768, May 2001.
2. L. M. De Vito, "A versatile clock recovery architecture and monolithic implementation," in Monolithic Phase-Locked Loops and Clock Recovery Circuits, Theory and Design, B. Razavi, Ed. New York: IEEE Press, 1996.
3. A. Pottbacker, U. Langmann, and H. U. Schreiber, "A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s," IEEE J. Solid-State Circuits, vol. 27, pp. 1747-1751, Dec. 1992.
4. C. Hogge, "A self-correcting clock recovery circuit," J. Lightwave Technol., vol. LT-3, pp. 1312-1314, Dec. 1985.
5. J. Kim and B. Kim, "A low phase-noise CMOS LC oscillator with a ring structure," in ISSCC Dig. Tech. Papers, Feb. 2000, pp. 430-431.
6. C. Lam and B. Razavi, "A 2.6 GHz/5.2 GHz CMOS voltage-controlled oscillator," in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 402-403.
7. T.-P. Liu, "A 6.5 GHz monolithic CMOS voltage-controlled oscillator," in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 404-405.
8. B. Razavi, "A study of phase noise in CMOS oscillators," IEEE J. Solid-State Circuits, vol. 31, pp. 331-343, Mar. 1996.
9. J. Wood, T. C. Edwards, and S. Lipa, "Rotary traveling wave oscillator arrays: A new clock technology," IEEE J. Solid-State Circuits, vol. 36, pp. 1654-1665, Nov. 2001.
10. L. W. Couch, Digital and Analog Communication Systems, 4th ed. New York: MacMillan, 1993.
11. A. Zolfaghari, A. Chan, and B. Razavi, "Stacked inductors and transformers in CMOS technology," IEEE J. Solid-State Circuits, vol. 36, pp. 620-628, Apr. 2001.
12. T. O. Anderson, W. J. Hurd, and W. C. Lindsey, "Transition Tracking Bit Synchronization System," U.S. Patent 626 298, Dec. 1971.
13. A. W. Buchwald, "Design of Integrated Fiber-Optic Receivers Using Heterojunction Bipolar Transistors," Ph.D dissertation, Univ. of California, Los Angeles, 1993.
14. M. Soyuer, "A monolithic 2.3-Gb/s 100-mW clock and data recovery circuit in silicon bipolar technology," IEEE J. Solid-State Circuits, vol. 28, pp. 1310-1313, Dec. 1993.
15. D. Richman, "Color carrier reference phase synchronization accuracy in NTSC color television," Proc. IRE, vol. 42, pp. 106-133, Jan. 1954.
16. J. Savoj and B. Razavi, "A CMOS interface circuit for detection of 1.2 Gb/s RZ data," in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 278-279.
17. S. Mohan, M. Hershenson, S. Boyd, and T. Lee, "Bandwidth extension in CMOS with optimized on-chip inductors," IEEE J. Solid-State Circuits, vol. 35, pp. 346-355, Mar. 2000.
18. "SONET OC-192 transport system generic criteria," GR-1377-CORE, no. 5, Dec. 1998.