A fully integratted 24-GHz eight-element phased-array receiver in silicon

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 12, 2004, Pages 2311-2320

  Guan, Xiang ^a   Hashemi, Hossein ^b   Hajimiri, Ali ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^b University of Southern California ^*  (United States)

Author keywords

Bicmos integrated circuits; Low noise amplifiers; Phase shifting; Phased arrays; Receivers; Wireless communications

Indexed keywords

ANTENNAS; CMOS INTEGRATED CIRCUITS; PHASE SHIFT; TOPOLOGY; VOLTAGE CONTROL; WIRELESS TELECOMMUNICATION SYSTEMS;

BICMOS INTEGRATED CIRCUITS; LOW-NOISE AMPLIFIERS; PHASE SHIFTING; PHASED ARRAYS; RECEIVERS; WIRELESS COMMUNICATIONS;

SILICON;

EID: 10444267265     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.836339     Document Type: Conference Paper

References (21)

1. V. Aulock and W. H., "Properties of phased arrays," Proc. IRE, vol. 48, pp. 1715-1728, Oct. 1960.
2. Significant Phased Array Papers, R. C. Hansen, Ed., Artech House. Norwood, MA, 1973.
3. R. S. Elliott, Antenna Theory and Design. Englewood Cliffs. NJ: Prentice-Hall. 1981.
4. The RF and Microwave Handbook. Session 6.9, M. Oolio, Ed., CRC Press, Boca Raton, FL, 2000.
5. D. Parker and D. C. Zimmermann, "Phased arrays - Part I: Theory and architectures," IEEE Trans. Microwave Theory Tech, vol. 50, pp. 678-687, Mar. 2002.
6. _, Phased-Arrays - Part II: Implementations, Applications, and Future Trends, vol. 50, no. 3, pp. 688-698, Mar. 2002.
7. D. Lu et al., "Investigation of indoor radio channel from 2.4 GHz to 24 GHz," in IEEEAP-S Int. Symp. Digs, June 2003, pp. 134-137.
8. Federal Communications Commission, FCC 02-04, 15.515.15.521.
9. G. E. Moore, "Cramming more components onto integrated circuits," Electron., vol. 38, no. 8, pp. 114-117, Apr. 1965.
10. "IRE standards on electron tubes: Definition of terms," Proc. IRE, vol. 45, pp. 983-1010, July 1957.
11. H. Hashemi, X. Guan, and A. Hajimiri, "A fully integrated 24 GHz 8-path phased-array receiver in silicon," in ISSCC Dig. Tech. Papers, vol. 47, Feb. 2004, pp. 390-391.
12. G. Schuppener, T. Harada, and Y. Li, "A 23-GHz low-noise amplifer in SiGe heterojunction bipolar technology," in IEEE Radio Frequency Integrated Circuits Symp. Dig. Papers, May 2001, pp. 177-180.
13. X. Guan and A. Hajimiri, "A 24-GHz CMOS front-end," IEEE J. Solid-State Circuits, vol. 39, pp. 368-373, Feb. 2003.
14. F. Ellinger, "26-42 GHz SOI CMOS low noise amplifer," IEEE J. Solid-State Circuits, vol. 39, pp. 522-528, Mar. 2004.
15. S. Reynolds, B. Floyd, U. Pfeiffer, and T. Zwick, "60 GHz tranceiver circuits in SiGe bipolar technology," in ISSCC Dig. Tech. Papers, vol. 47, Feb. 2004, pp. 442-443.
16. S. P. Voinigescu, "A scalable high frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design," in IEEE Proc. Bipolar Circuits and Technology Meeting, Sep. 1996, pp. 61-64.
17. IE3D Electromagnetic Simulation User Manual, Release 8, 2001.
18. J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase-frequency detector," IEEE J. Solid-State Circuits, vol. 38, pp. 13-21, Jan. 2003.
19. X. Guan, H. Hashemi, A. Kómijani, and A. Hajimiri, "Multiple phase generation and distribution for a fully-integrated 24-GHz phased-array receiver in silicon," in IEEE Radio Frequency Integrated Circuits Symp. Dig. Papers, June 2004.
20. H. Hashemi, X. Guan, A. Komijani, and A. Hajimiri, "A 24-GHz SiGe phased-array receiver: LO phase shifting approach," IEEE Trans. Microwave Theory Tech., Jan. 2005.
21. A. Joseph et al., "A 0.18 μm BiCMOS technology featuring 120/100 GHz (ft/fmax) HBT and ASIC-compatible CMOS using copper interconnect," in Proc. BCTM, 2001, pp. 143-146.