Formal verification of software source code through semi-automatic modeling

Software and Systems Modeling

Volumn 4, Issue 1, 2005, Pages 14-31

  Eisner, Cindy ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

Functional verification; Program verification; Software model checking; Software verification

Indexed keywords

EID: 23844440602     PISSN: 16191366     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10270-003-0042-x     Document Type: Article

References (49)

1. Abarbanel-Vinov Y, Aizenbud-Reshef N, Beer I, Eisner C, Geist D, Heyman T, Reuveni I, Rippel E, Shitsevalov I, Wolfsthal Y, Yatzkar-Haham T (2001) On the effective deployment of functional formal verification. Formal Methods in System Design 19(1):35-44
2. Back R (1981) On correct refinement of programs. Journal of Computer and Systems Sciences 23(1):49-68, August
3. Ball T, Rajamani SK (2000) Bebop: A symbolic model checker for boolean programs. In: Proc. 7 th International SPIN Workshop, LNCS, vol 1885. Springer-Verlag
4. Baumgartner J, Heyman T, Singhal V, Aziz A (1999) Model checking the IBM Gigahertz Processor: An abstraction algorithm for high-performance netlists. In: Proc. 11 th International Conference on Computer Aided Verification (CAV), LNCS, vol 1633. Springer-Verlag, pp 72-83
5. Beer I, Ben-David S, Eisner C, Fisman D, Gringauze A, Rodeh Y (2001) The temporal logic Sugar. In: Berry G, Comon H, Finkel A (eds) Proc. 13 th International Conference on Computer Aided Verification (CAV), LNCS, vol 2102. Springer-Verlag, pp 363-367
6. Beer I, Ben-David S, Eisner C, Geist D, Gluhovsky L, Heyman T, Landver A, Paanah P, Rodeh Y, Ronin G, Wolfsthal Y (1997) RuleBase: Model checking at IBM. In: Proc. 9th International Conference on Computer Aided Verification (CAV), LNCS, vol 1254. Springer-Verlag, pp 480-483
7. Beer I, Ben-David S, Eisner C, Landver A (1996) RuleBase: An industry-oriented formal verification tool. In: Proc. 33 rd Design Automation Conference (DAC). Association for Computing Machinery, Inc., June, pp 655-660
8. Bernardeschi C, Fantechi A, Gnesi S, LaRosa S, Mongardi G, Romano D (1998) A formal verification environment for railway signaling system design. Formal Methods in System Design 12(2), March
9. Borälv A, Stalmarck G (1999) Formal verification in railways. In: Hinchey M, Bowen J (eds) Industrial-Strength Formal Methods in Practice. Springer-Verlag, pp 329-350
10. Chan W, Anderson RJ, Beame P, Burns S, Modugno F, Notkin D, Reese JD (1998) Model checking large software specifications. IEEE Transactions on Software Engineering 24(7):498-520, July
11. Clarke E, Emerson E (1981) Characterizing correctness properties of parallel programs as fixpoints. In: Seventh International Colloquium on Automata, Languages, and Programming, LNCS, vol 85. Springer-Verlag
12. Clarke E, Grumberg O, Hiraishi H, Jha S, Long D, McMillan K, Ness L (1993) Verfication of the Futurebus+ cache coherence protocol. In: Claesen L (ed) Proc. of the Eleventh International Symposium on Computer Hardware Description Languages and their Applications, April
13. Clarke E, Grumberg O, Peled D (1999) Model Checking. MIT Press
14. Corbett JC, Dwyer MB, Hatcliff J, Laubach S, Pasareanu CS, Robby, Zheng H (2000) Bandera: Extracting finite-state models from Java source code. In: Proc. of the 22 st International Conference on Software Engineering, June
15. Demartini C, Iosif R, Sisto R (1998) Modeling and validation of Java multithreading applications using SPIN. In: Proc. 4 th International SPIN Workshop
16. Dwyer M, Hatcliff J (1999) Slicing software for model construction. In: Proc. 1999 ACM SIGPLAN Workshop on Partial Evaluation and Semantics-Based Program Manipulation
17. Eiríksson Á. 1998 The formal design of 1M-gate ASICs Second International Conference on Formal Methods in Computer-Aided Design (FMCAD), LNCS 1522 Springer-Verlag 49-63
18. Eisner C (1999) Using symbolic model checking to verify the railway stations of Hoorn-Kersenboogerd and Heerhugowaard. In: Proceedings 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME), Bad Herrenalb, Germany, September 1999, LNCS, vol 1703. Springer-Verlag, pp 97-109
19. Eisner C (2001) Model checking the garbage collection mechanism of SMV. In: Stoller SD, Visser W (eds) Electronic Notes in Theoretical Computer Science, vol 55. Elsevier Science Publishers
20. Eisner C (2002) Using symbolic CTL model checking to verify the railway stations of Hoorn-Kersenboogerd and Heerhugowaard. International Journal on Software Tools for Technology Transfer (STTT) 4(1):107-124, October
21. Eisner C, Hoover R, Nation W, Nelson K, Shitsevalov I, Valk K (2000) A methodology for formal design of hardware control with application to cache coherence protocols. In: Proc. 37 th Design Automation Conference (DAC). Association for Computing Machinery, Inc., pp 724-729, June
22. Eisner C, Peled D (2002) Comparing symbolic and explicit model checking of a software system. In: Proceedings, 9th International SPIN Workshop on Model Checking of Software, LNCS, vol 2318. Springer-Verlag
23. Esparza J, Hansel D, Rossmanith P, Schwoon S (2000) Efficient algorithms for model checking pushdown systems. In: Proc. 12 th International Conference on Computer Aided Verification (CAV), LNCS, vol 1855. Springer-Verlag, pp 232-247
24. RuleBase User's Manual, Version 1.4.3 (2003) Formal Methods Group, IBM Haifa Research Laboratory
25. Guide to Sugar Formal Specification Language Version 1.3.1 (November 2000) Formal Methods Group, IBM Haifa Research Laboratory
26. Godefroid P (1997) Model checking for programming languages using VeriSoft. In: Proc. 24 th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages. Association for Computing Machinery, Inc., January
27. Godefroid P (1997) VeriSoft: A tool for the automatic analysis of concurrent reactive software. In: Proc. 9 th International Conference on Computer Aided Verification (CAV), LNCS, vol 1254. Springer-Verlag
28. Goel A, Lee W (2000) Formal verification of an IBM Coreconnect Processor Local Bus arbiter core. In: Proc. 37 th Design Automation Conference (DAC). Association for Computing Machinery, Inc., pp 196-200, June
29. Groote J, Koorn J, van Vlijmen S (1994) The safety guaranteeing system at station Hoorn-Kersenboogerd. Logic Group Preprint Series 121, Utrecht University
30. Havelund K, Pressburger T (2000) Model checking Java programs using Java PathFinder. International Journal on Software Tools for Technology Transfer (STTT) 2(4)
31. Holzmann GJ (2000) Logic verification of ANSI-C code with SPIN. In: Proc. 7 th International SPIN Workshop, LNCS, vol 1885. Springer-Verlag, pp 224 ff
32. Holzmann GJ, Smith MH (1999) Software model checking: Extracting verification models from source code. In: Proc. PSTV/FORTE99. Kluwer, pp 481-497
33. Kesten Y, Klein A, Pnueli A, Raanan G (1999) Bridging the e-business gap through formal verification. In: Hinchey M, Bowen J (eds) Industrial-Strength Formal Methods in Practice. Springer-Verlag, pp 117-137
34. Leduc G, Bonaventure O, Léonard L, Koerner E, Pecheur C (1999) Model-based verification of a security protocol for conditional access to services. Formal Methods in System Design 14(2), March
35. Manna Z, Pnueli A (1995) Temporal Verification of Reactive Systems: Safety. Springer-Verlag, New York
36. McMillan K (1993) Symbolic Model Checking. Kluwer Academic Publishers
37. Mertens J (1996) Verifying the Safety Guaranteeing System at Railway Station Heerhugowaard. PhD thesis, Utrecht University
38. Milner R (1971) An algebraic definition of simulation between programs. In Proc. 2nd International Joint Conference on Artificial Intelligence, pp 481-489
39. Morgan C (1990) Programming from Specifications. Prentice-Hall
40. Morris J (1987) A theoretical basis for stepwise refinement and the programming calculus. Science of Computer Programming 9(3):287-306, December
41. Muchnick S, Jones N (1981) Program Flow Analysis. Prentice-Hall
42. Parash A (2000) Formal verification of an MPEG decoder chip: A case study in the industrial use of formal methods. In: Proceedings of the Workshop on Advances in Verification (WAVe), (a post CAV-2000 workshop), Chicago, July
43. Queille J, Sifakis J (1982) Specification and verification of concurrent systems in CESAR. In: Proc. International Symposium in Programming, LNCS, vol 137. Springer-Verlag, pp 337-351
44. Ravi K, Somenzi F (1999) Hints to accelerate symbolic traversal. In: Proceedings 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME), Bad Herrenalb, Germany, September, LNCS, vol 1703. Springer-Verlag
45. Sheeran M, Stålmarck G (1998) A tutorial on Stålmarck's proof procedure for propositional logic. In: Second International Conference on Formal Methods in Computer-Aided Design (FMCAD), LNCS, vol 1522. Springer-Verlag, pp 82-99
46. Stoller SD (2000) Model-checking multi-threaded distributed Java programs. In: Proc. 7 th International SPIN Workshop, LNCS, vol 1885. Springer-Verlag, pp 224 ff
47. Tip F (1995) A survey of program slicing techniques. Journal of Programming Languages 3(3):121-189
48. Visser W, Havelund K, Brat G, Park S (2000) Model checking programs. In: Proc. of the 15 th International Conference on Automated Software Engineering, Grenoble, France, September
49. Yorav K, Katz S, Kiper R (2001) Reproducing synchronization bugs with model checking. In: Margaria T, Melham T (eds) Proceedings 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME), LNCS, vol 2144. Springer-Verlag