Using symbolic CTL model checking to verify the railway stations of Hoorn-Kersenboogerd and Heerhugowaard

International Journal on Software Tools for Technology Transfer

Volumn 4, Issue 1, 2002, Pages 107-124

  Eisner, Cindy ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

Formal verification; Locality; Railway interlocking; Robustness; Symbolic model checking

Indexed keywords

CTL MODEL-CHECKING; FORMAL VERIFICATIONS; LOCALITY; MODEL CHECKING ALGORITHM; RAILWAY INTERLOCKING; RAILWAY INTERLOCKING SYSTEM; RAILWAY STATIONS; SYMBOLIC MODEL CHECKING;

APPLICATION PROGRAMS; MODEL CHECKING; RAILROADS; ROBUSTNESS (CONTROL SYSTEMS);

INTERLOCKING SIGNALS;

EID: 84896693123     PISSN: 14332779     EISSN: 14332787     Source Type: Journal    
DOI: 10.1007/s100090100063     Document Type: Article

References (44)

1. http://rep1.iei.pi.cnr.it/projects/JACK
2. Baumgartner, J., Heyman, T., Singhal, V., Aziz, A.: Model checking the IBM Gigahertz Processor: an abstraction algorithm for high-performance netlists. In: Proc. 11th International Conference on Computer Aided Verification (CAV). LNCS 1633. Berlin, Heidelberg, New York: Springer-Verlag, 1999, pp. 72-83
3. Beer, I., Ben-David, S., Eisner, C., Landver, A.: RuleBase: an industry-oriented formal verification tool. In: Proc. 33rd Design Automation Conference (DAC), pp. 655-660. ACM, June, 1996
4. Beer, I., Ben-David, S., Landver, A.: On-the-fly model checking of RCTL formulas. In: Proc. 10th International Conference on Computer Aided Verification (CAV). LNCS 1427. Berlin, Heidelberg, New York: Springer-Verlag, 1998, pp. 184-194
5. Bernardeschi, C., Fantechi, A., Gnesi, S., LaRosa, S., Mongardi, G., Romano, D.: A formal verification environment for railway signaling system design. Formal Methods Syst Design 12(2), 1998
6. Biere, A., Cimatti, A., Clarke, E., Zhu, Y.: Symbolic model checking without BDDs. In: Proc. 5th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS). LNCS 1579. Berlin, Heidelberg, New York: Springer-Verlag, 1999
7. Bjørner, N., Browne, A., Colón, M., Finkbeiner, B., Manna, Z., Sipma, H., Uribe, T.: Verifying temporal properties of reactive systems: a STeP tutorial. Formal Methods Syst Design 16(3), 2000
8. Borälv, A., Stålmarck, G.: Formal verification in railways. In: Hinchey, M., Bowen, J. (eds.): Industrial-strength formal methods in practice, pp. 329-350. Berlin, Heidelberg, New York: Springer-Verlag, 1999
9. Bryant, R.: Graph-based algorithms for Boolean function manipulation. IEEE Trans Comput C-35(8), 1986
10. Chan, W., Anderson, R., Beame, P., Notkin, D.: Improving efficiency of symbolic model checking for state-based system requirements. In: Proc. 1998 International Symposium on Software Testing and Analysis (ISSTA). ACM, March, 1998
11. Chou, C.: The mathematical foundation of symbolic trajectory evaluation. In: Proc. 11th International Conference on Computer Aided Verification (CAV). LNCS 1633. Berlin, Heidelberg, New York: Springer-Verlag, 1999, pp. 196-207
12. Clarke, E., Emerson, E.: Characterizing correctness properties of parallel programs as fixpoints. In: 7th International Colloquium on Automata, Languages, and Programming. LNCS 85. Berlin, Heidelberg, New York: Springer-Verlag, 1981
13. Clarke, E., Emerson, E.: Design and synthesis of synchronization skeletons using branching time temporal logic. In: Proc. Workshop on Logics of Programs. LNCS 131. Berlin, Heidelberg, New York: Springer-Verlag, 1981, pp. 52-71
14. Clarke, E., Grumberg, O., McMillan, K., Zhao, X.: Efficient generation of counterexamples and witnesses in symbolic model checking. In: Proc. 32nd Design Automation Conference (DAC), pp. 427-432. ACM, June, 1995
15. Clarke, E., Grumberg, O., Peled, D.: Model Checking. MIT, Mass., USA, 1999
16. Cleaveland, R.: Pragmatics of model checking. Int J Software Tools Technol Transfer 3(1), 2000
17. X. Du, S. Smolka, R. Cleaveland. Local model checking and protocol analysis. International Journal on Software Tools for Technology Transfer (STTT), 3(1), 2000
18. Eiríksson, Á.: The formal design of 1M-gate ASICs. In: 2nd International Conference on Formal Methods in Computer- Aided Design (FMCAD). LNCS 1522. Berlin, Heidelberg, New York: Springer-Verlag, 1998, pp. 49-63
19. Eisner, C.: Using symbolic model checking to verify the railway stations of Hoorn-Kersenboogerd and Heerhugowaard. In: Proc. 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME). LNCS 1703. Berlin, Heidelberg, New York: Springer-Verlag, 1999
20. Eisner, C., Hoover, R., Nation, W., Nelson, K., Shitsevalov, I., Valk K.: A methodology for formal design of hardware control with application to cache coherence protocols. In: Proc. 37th Design Automation Conference (DAC), pp. 724-729. ACM, June, 2000
21. Fokkink, W.: Personal communication to C. Eisner. 1999
22. Fokkink, W.: Safety criteria for Hoorn-Kersenboogerd railway station. Logic Group Preprint Series 135, Utrecht University, 1995
23. Fokkink, W., Hollingshead, P.: Verification of interlockings: from control tables to ladder logic diagrams. In: Groote,J., Luttik, S., van Wamel, J. (eds.): Proc. 3rd Workshop on Formal Methods for Industrial Critical Systems (FMICS), pp. 171-185, Amsterdam, May 1998. Stichting Mathematisch Centrum
24. Geist, D., Beer, I.: Efficient model checking by automated ordering of transition relation partitions. In: Proc. 6th International Conference on Computer Aided Verification (CAV). LNCS 818. Berlin, Heidelberg, New York: Springer-Verlag, 1994, pp. 299-310
25. Goel, A., Lee, W.: Formal verification of an IBM Coreconnect Processor Local Bus arbiter core. In: Proc. 37th Design Automation Conference (DAC), pp. 196-200. ACM, June, 2000
26. Groote, J.: Personal communication to C. Eisner. 1998
27. Groote, J.: Personal communication to C. Eisner. 1999
28. Groote, J.: Personal communication to C. Eisner. 2000
29. Groote, J., Koorn, J., van Vlijmen, S.: The safety guaranteeing system at station Hoorn-Kersenboogerd. Logic Group Preprint Series 121, Utrecht University, 1994
30. Groote, J., Warners, J.: The propositional formula checker HeerHugo. J Autom Reasoning 24(1/2): 101-125, 2000
31. Kaltenbach, M.: Interactive verification exploiting program design knowledge: a model-checker for UNITY. PhD thesis, The University of Texas at Austin, 1996
32. Kurshan, R.: Computer-aided verification of coordinating processes. Princeton University, 1994
33. Liaw, H., Lin, C.: On the OBDD-representation of general Boolean functions. IEEE Trans Comput 41(6), 1992
34. Manna, Z., Pnueli, A.: Temporal verification of reactive systems: specification. Berlin, Heidelberg, New York: Springer- Verlag, 1992
35. Manna, Z., Pnueli, A.: Temporal verification of reactive systems: safety. Berlin, Heidelberg, New York: Springer-Verlag, 1995
36. McMillan, K.: Symbolic model checking. Kluwer Academic, 1993
37. Mertens, J.: Verifying the safety guaranteeing system at railway station Heerhugowaard. PhD thesis, Utrecht University, 1996
38. Petersen, J.: An experience in automatic verification of railway interlocking systems. In: Proc. QWE, Brussels, Belgium, 1998
39. Pnueli, A.: Applications of temporal logic to the specification and verification of reactive systems: a survey of current trends. In: Bakker, J., et al.(eds.): Current trends in concurrency.LNCS 224. Berlin, Heidelberg, New York: Springer-Verlag, 1986
40. Queille, J., Sifakis, J.: Specification and verification of concurrent systems in CESAR. In: Proc. International symposium in Programming. LNCS 137. Berlin, Heidelberg, New York: Springer-Verlag, 1982, pp. 337-351
41. Ravi, K., Somenzi, F.: Hints to accelerate symbolic traversal. In: Proc. 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME). LNCS 1703. Berlin, Heidelberg, New York: Springer-Verlag, 1999
42. Seger, C.-J., Bryant, R.: Formal verification by symbolic evaluation of partially-ordered trajectories. Formal Methods Syst Design 6(2), 1995
43. Sheeran, M., Stålmarck, G.: A tutorial on St °almarck's proof procedure for propositional logic. In: 2nd International Conference on Formal Methods in Computer-Aided Design (FMCAD). LNCS 1522. Berlin, Heidelberg, New York: Springer- Verlag, 1998, pp. 82-99
44. Shtrichman, O.: Tuning SAT checkers for bounded model checking. In: Proc. 12th International Conference on Computer Aided Verification (CAV). LNCS 1855. Berlin, Heidelberg, New York: Springer-Verlag, 2000, pp. 480-494